RS8234EBGC Mindspeed Technologies, RS8234EBGC Datasheet - Page 298
RS8234EBGC
Manufacturer Part Number
RS8234EBGC
Description
RS8234EBGC ATM XBR SAR
Manufacturer
Mindspeed Technologies
Datasheet
1.RS8234EBGC.pdf
(401 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
RS8234EBGC
Manufacturer:
MINDSPEED
Quantity:
67
Company:
Part Number:
RS8234EBGC
Manufacturer:
MNDSPEED
Quantity:
648
- Current page: 298 of 401
- Download datasheet (2Mb)
13.0 RS8234 Registers
13.4 Scheduler Registers
0xc0 - PCR Queue Interval 0 and 1 Register (PCR_QUE_INT01)
The PCR_QUE_INT01 register fields are used to store the two lower PCR values used in PCR shaping on
priority queues that have been enabled for PCR shaping by setting the QPCR_ENAx bits in the SCH_PRI
register. QPCR_INTx values are used in order: 3, 2, 1, and 0; highest to lowest. PCR is determined by:
1/(QPCR_INTx x SYSCLK_period x SLOT_PER).
0xc4 - PCR Queue Interval 2 and 3 Register (PCR_QUE_INT23)
The PCR_QUE_INT23 register fields are used to store the two highest PCR values used in PCR shaping on
priority queues that have been enabled for PCR shaping by setting the QPCR_ENAx bits in the SCH_PRI
register. QPCR_INTx values are used in order: 3, 2, 1, and 0; highest to lowest. PCR is determined by:
1/(QPCR_INTx x SYSCLK_period x SLOT_PER).
13-16
31-16
31-16
15-0
15-0
Bit
Bit
Field
Field
Size
Size
16
16
16
16
QPCR_INT1
QPCR_INT0
QPCR_INT3
QPCR_INT2
Name
Name
Mindspeed Technologies
The assigned PCR interval, entered as number of schedule table slots,
used to map to the 3rd-highest priority queue that is enabled for PCR
shaping (using the QPCR_ENAx bits in the SCH_PRI register).
The assigned PCR interval, entered as number of schedule table slots,
used to map to the 4th-highest priority queue that is enabled for PCR
shaping (using the QPCR_ENAx bits in the SCH_PRI register).
The assigned PCR interval, entered as number of schedule table slots,
used to map to the highest priority queue that is enabled for PCR shaping
(using the QPCR_ENAx bits in the SCH_PRI register).
The assigned PCR interval, entered as number of schedule table slots,
used to map to the 2nd-highest priority queue that is enabled for PCR
shaping (using the QPCR_ENAx bits in the SCH_PRI register).
ATM ServiceSAR Plus with xBR Traffic Management
™
Description
Description
28234-DSH-001-B
RS8234
Related parts for RS8234EBGC
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Atm Servicesar Plus With Xbr Traffic Management
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
Framer SDH ATM/POS/STM-1 SONET/STS-3 3.3V 272-Pin BGA
Manufacturer:
Mindspeed Technologies
Part Number:
Description:
ATM SAR 155Mbps 3.3V ABR/CBR/GFR/UBR/VBR 388-Pin BGA
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
ATM IMA 8.192Mbps 1.8V/3.3V 484-Pin BGA
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
ATM SAR 622Mbps 3.3V ABR/CBR/GFR/UBR/VBR 456-Pin BGA
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
RS8234EBGD ATM XBR SAR, ROHS
Manufacturer:
Mindspeed Technologies
Part Number:
Description:
3-PORT T3/E3/STS-1 LIU WITH/ DJAT IC (ROHS)
Manufacturer:
Mindspeed Technologies
Part Number:
Description:
ATM IMA 800Mbps 1.8V/3.3V 256-Pin BGA
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
Framer SDH ATM/POS/STM-1 SONET/STS-3 3.3V 272-Pin BGA
Manufacturer:
Mindspeed Technologies
Part Number:
Description:
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
Manufacturer:
Mindspeed Technologies
Datasheet: