RS8234EBGC Mindspeed Technologies, RS8234EBGC Datasheet - Page 46

no-image

RS8234EBGC

Manufacturer Part Number
RS8234EBGC
Description
RS8234EBGC ATM XBR SAR
Manufacturer
Mindspeed Technologies
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
RS8234EBGC
Manufacturer:
MINDSPEED
Quantity:
67
Part Number:
RS8234EBGC
Manufacturer:
AD
Quantity:
64
Part Number:
RS8234EBGC
Manufacturer:
MNDSPEED
Quantity:
648
2.0 Architecture Overview
2.4 Automated Reassembly Engine
2-14
2.4 Automated Reassembly Engine
The reassembly coprocessor processes cells received from the ATM Physical
Interface block. The coprocessor extracts the AAL SDU payload from the
received cell stream and reassembles this information into buffers supplied by the
host system.
VCC Table located in SAR shared memory. One RSM VCC Table entry defines
the negotiated or contracted characteristics of the reassembly traffic for a
particular channel. Each table entry is initialized by the host during system
initialization, or on-the-fly. The SAR uses the RSM VCC Table to store
temporary information to assist the reassembly process. An initialized
Reassembly VCC Table entry effectively establishes a connection on which the
RS8234 can reassemble data.
up to 64 K VCCs simultaneously at a maximum rate of 200 Mbps on simplex
connections and 155 Mbps on full duplex connections. The Channel Directory
mechanism allows flexible preallocation of resources and provides deterministic
channel identification over the full UNI or NNI Virtual Path Identifier/Virtual
Channel Identifier (VPI/VCI) address space. The total number of VCCs
supported is limited by the memory allocated to the RSM VCC Table and the
Channel Directory.
cell stream and reassembles this information into system buffers allocated
per-VCC. The RS8234 supports AAL5, AAL3/4 and AAL0 reassembly, as well
as 52-octet Raw Cell mode.
overhead.
checking procedures incorporated in AAL3/4, and reassembles SDUs based on
Message ID (MID).
The AAL0 PDU termination method is selectable on a per-VCC basis.
this mode the Header Error Check (HEC) octet is deleted to align the 53-octet cell
to 32-bit boundaries, and the RSM coprocessor reassembles the entire 52-octet
ATM cell into the reassembly buffer.
Each active reassembly channel is specified as a single entry in the reassembly
Using a dynamic Channel Directory lookup method, the RS8234 reassembles
The reassembly coprocessor extracts the AAL SDU payload from the received
For AAL5, the reassembly coprocessor extracts and checks all PDU protocol
For AAL3/4, the reassembly coprocessor performs all error detection and
The RS8234 provides two methods of terminating an AAL0 PDU:
1.
2.
The user can, on a per-channel basis, establish Raw Cell mode reassembly. In
Payload Type Identifier (PTI) termination, wherein the PTI bit in the cell
header is monitored for the End of Message (EOM) cell indication
Cell Count termination, wherein the RS8234 terminates the PDU when a
user-defined number of cells have been received on that channel
Mindspeed Technologies
ATM ServiceSAR Plus with xBR Traffic Management
28234-DSH-001-B
RS8234

Related parts for RS8234EBGC