R4F24278NVFQU Renesas Electronics America, R4F24278NVFQU Datasheet - Page 37

• Manufacturer Part Number: R4F24278NVFQU
• Description: MCU 512K/48K 2.7-5.5V 144-LQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2400r

Specifications of R4F24278NVFQU

• Core Processor: H8S/2600
• Core Size: 16/32-Bit
• Speed: 33MHz
• Connectivity: EBI/EMI, I²C, IrDA, SCI, Smart Card, SPI, SSU, UART/USART
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 98
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Eeprom Size: -
• Ram Size: 64K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 16x10b; D/A 2x8b
• Oscillator Type: External
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 144-LQFP
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

H8S/2427, H8S/2427R, H8S/2425 Group
REJ09B0565-0100 Rev. 1.00
Jul 22, 2010
Type
Timer
Watchdog
timer
Module/
Function
16-bit timer
pulse unit
(TPU)
8-bit timer
(TMR)
Programmable
pulse
generator
(PPG)
Watchdog
timer (WDT)
Description
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
16-bit timer × 12 channels (general pulse timer unit)
Eight counter input clocks can be selected for each channel
Maximum 16-pulse input/output (when external expanded mode
is set)
Maximum 32-pulse input/output (when single-chip mode is set)
Counter clear operation, simultaneous write to multiple timer
counters (TCNT), simultaneous clearing by compare match and
input capture, register simultaneous input/output possible by
counter synchronous operation, and maximum of 15-phase
PWM output by combination with synchronous operation
Buffer operation, phase counting mode (two-phase encoder
input), and cascaded operation settable for channels
Input capture function
Output compare function (waveform output at compare match)
8-bit timer × 2 channels (operation as a 16-bit timer is also
possible)
Selection of seven clock sources: Six internal clock signals or an
external clock input
Pulse output with an arbitrary duty cycle or PWM output
16-bit pulse output
Pulse outputs are divided into four groups
Non-overlap mode is available
Inverted output can be specified
Can operate together with the data transfer controller (DTC) and
DMA controller (DMAC)
8-bit timer × 1 channel (eight counter input clocks can be
selected)
Switchable between watchdog timer mode and interval timer
mode
Section 1 Overview
Page 7 of 1448