SAM9263 Atmel Corporation, SAM9263 Datasheet - Page 278
SAM9263
Manufacturer Part Number
SAM9263
Description
Manufacturer
Atmel Corporation
Datasheets
1.M40800.pdf
(284 pages)
2.M40800.pdf
(153 pages)
3.SAM9260.pdf
(290 pages)
4.SAM9261.pdf
(248 pages)
5.SAM9263.pdf
(1109 pages)
6.SAM9263.pdf
(51 pages)
Specifications of SAM9263
Flash (kbytes)
0 Kbytes
Pin Count
324
Max. Operating Frequency
240 MHz
Cpu
ARM926
Hardware Qtouch Acquisition
No
Max I/o Pins
160
Ext Interrupts
160
Usb Transceiver
3
Usb Speed
Full Speed
Usb Interface
Host, Device
Spi
2
Twi (i2c)
1
Uart
4
Can
1
Ssc
2
Ethernet
1
Sd / Emmc
2
Graphic Lcd
Yes
Video Decoder
No
Camera Interface
Yes
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
96
Self Program Memory
NO
External Bus Interface
2
Dram Memory
sdram
Nand Interface
Yes
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8/3.3
Fpu
No
Mpu / Mmu
No / Yes
Timers
3
Output Compare Channels
3
Input Capture Channels
3
Pwm Channels
4
32khz Rtc
Yes
Calibrated Rc Oscillator
No
- M40800 PDF datasheet
- M40800 PDF datasheet #2
- SAM9260 PDF datasheet #3
- SAM9261 PDF datasheet #4
- SAM9263 PDF datasheet #5
- SAM9263 PDF datasheet #6
- Current page: 278 of 1109
- Download datasheet (17Mb)
25.3.4.3
25.3.4.4
25.3.4.5
278
AT91SAM9263
Auto-reloading of Channel Registers
Contiguous Address Between Blocks
Suspension of Transfers Between Blocks
During auto-reloading, the channel registers are reloaded with their initial values at the comple-
tion of each block and the new values used for the new block. Depending on the row number in
Table 25-2 on page
channel registers are reloaded from their initial value at the start of a block transfer.
In this case, the address between successive blocks is selected to be a continuation from the
end of the previous block. Enabling the source or destination address to be contiguous between
b l o c k s i s a f u n c t i o n o f D M A C _ C T L x . L L P _ S _ E N , D M A C _ C F G x . R E L O A D _ S R ,
DMAC_CTLx.LLP_D_EN, and DMAC_CFGx.RELOAD_DS registers (see
277).
Note:
At the end of every block transfer, an end of block interrupt is asserted if:
Note:
For rows 6, 8, and 10 of
transfers. For example, at the end of block N, the DMAC automatically proceeds to block N + 1.
For rows 2, 3, 4, 7, and 9 of
reloaded between block transfers), the DMA transfer automatically stalls after the end of block.
Interrupt is asserted if the end of block interrupt is enabled and unmasked.
The DMAC does not proceed to the next block transfer until a write to the block interrupt clear
register, DMAC_ClearBlock[n], is performed by software. This clears the channel block complete
interrupt.
For rows 2, 3, 4, 7, and 9 of
reloaded between block transfers), the DMA transfer does not stall if either:
Channel suspension between blocks is used to ensure that the end of block ISR (interrupt ser-
vice routine) of the next-to-last block is serviced before the start of the final block commences.
T h i s e n s u r e s t h a t t h e I S R h a s c l e a r e d t h e D M A C _ C F G x . R E L O A D _ S R a n d / o r
DMAC_CFGx.RELOAD_DS bits before completion of the final block. The reload bits
DMAC_CFGx.RELOAD_SR and/or DMAC_CFGx.RELOAD_DS should be cleared in the ‘end of
block ISR’ for the next-to-last block transfer.
• interrupts are enabled, DMAC_CTLx.INT_EN = 1
• the channel block interrupt is unmasked, DMAC_MaskBlock[n] = 0, where n is the channel
• interrupts are disabled, DMAC_CTLx.INT_EN = 0, or
• the channel block interrupt is masked, DMAC_MaskBlock[n] = 1, where n is the channel
number.
number.
Both DMAC_SARx and DMAC_DARx updates cannot be selected to be contiguous. If this func-
tionality is required, the size of the Block Transfer (DMAC_CTLx.BLOCK_TS) must be increased.
If this is at the maximum value, use Row 10 of
LLI.DMAC_SARx address of the block descriptor to be equal to the end DMAC_SARx address of
the previous block. Similarly, setup the LLI.DMAC_DARx address of the block descriptor to be
equal to the end DMAC_DARx address of the previous block.
The block complete interrupt is generated at the completion of the block transfer to the destination.
277, some or all of the DMAC_SARx, DMAC_DARx and DMAC_CTLx
Table 25-2 on page
Table 25-2 on page 277
Table 25-2 on page 277
277, the DMA transfer does not stall between block
Table 25-2 on page 277
(DMAC_SARx and/or DMAC_DARx auto-
(DMAC_SARx and/or DMAC_DARx auto-
and setup the
Figure 25-2 on page
6249I–ATARM–3-Oct-11
Related parts for SAM9263
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
MONOLITHIC INTEGRATED FEATUREPHONE CIRCUIT
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
AM-FM Receiver IC U4255BM-M
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Monolithic Integrated Feature Phone Circuit
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Multistandard Video-IF and Quasi Parallel Sound Processing
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
High-performance EE PLD
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Flash Microcontroller
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
2-Wire Serial EEPROM
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
U6046BREAR WINDOW HEATING TIMER / LONG-TERM TIMER
Manufacturer:
ATMEL Corporation
Datasheet: