SAM9263 Atmel Corporation, SAM9263 Datasheet - Page 780

• Manufacturer Part Number: SAM9263
• Manufacturer: Atmel Corporation

Specifications of SAM9263

• Flash (kbytes): 0 Kbytes
• Pin Count: 324
• Max. Operating Frequency: 240 MHz
• Cpu: ARM926
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 160
• Ext Interrupts: 160
• Usb Transceiver: 3
• Usb Speed: Full Speed
• Usb Interface: Host, Device
• Spi: 2
• Twi (i2c): 1
• Uart: 4
• Can: 1
• Ssc: 2
• Ethernet: 1
• Sd / Emmc: 2
• Graphic Lcd: Yes
• Video Decoder: No
• Camera Interface: Yes
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 96
• Self Program Memory: NO
• External Bus Interface: 2
• Dram Memory: sdram
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Fpu: No
• Mpu / Mmu: No / Yes
• Timers: 3
• Output Compare Channels: 3
• Input Capture Channels: 3
• Pwm Channels: 4
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: No

6249I–ATARM–3-Oct-11
The following flowchart shows how to manage a multiple write block transfer with the PDC (see
Figure
the contents of the Interrupt Mask Register (MCI_IMR).
Figure 40-12. Multiple Write Functional Flow Diagram
Notes:
40-12). Polling or interrupt method can be used to wait for the end of write according to
1. It is assumed that this command has been correctly sent (see
2. This field is also accessible in the MCI Block Register (MCI_BLKR).
Configure the PDC channel
MCI_TPR = Data Buffer Address to write
MCI_TCR = BlockLength/4
Send SET_BLOCKLEN command
Send SELECT/DESELECT_CARD
Set the PDCMODE bit
MCI_MR |= PDCMODE
Set the block length (in bytes)
MCI_MR |= (BlockLength << 16) (2)
Set the block count (if necessary)
MCI_BLKR |= (BlockCount << 0)
Send WRITE_MULTIPLE_BLOCK
command
Send STOP_TRANSMISSION
Read status register MCI_SR
MCI_PTCR = TXTEN
NOTBUSY = 0?
command
command
(1)
BLKE = 0?
Poll the bit
RETURN
Poll the bit
to select the card
No
No
(1)
(1)
(1)
Yes
Yes
Figure
AT91SAM9263
40-9).
780