mc9s12hz256v2 Freescale Semiconductor, Inc, mc9s12hz256v2 Datasheet - Page 169

no-image

mc9s12hz256v2

Manufacturer Part Number
mc9s12hz256v2
Description
Hcs12 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet
5.2
This section lists and describes the signals that connect off chip.
5.2.1
These pins provides operating voltage (V
the supply voltage to the PLL to be independently bypassed. Even if PLL usage is not required V
and V
5.2.2
A passive external loop filter must be placed on the XFC pin. The filter is a second-order, low-pass filter
to eliminate the VCO input ripple. The value of the external filter network and the reference frequency
determines the speed of the corrections and the stability of the PLL. Refer to the device overview chapter
for calculation of PLL loop filter (XFC) components. If PLL usage is not required the XFC pin must be
tied to V
Freescale Semiconductor
1
Refer to the device overview section for availability of the low-voltage reset feature.
SSPLL
XCLKS
EXTAL
XTAL
DDPLL
External Signal Description
RESET
V
V
V
XFC — PLL Loop Filter Pin
must be connected properly.
XFC
DDPLL
SSPLL
DDPLL
Regulator
Monitor
Oscil-
.
Voltage
Clock
lator
, V
SSPLL
OSCCLK
PLL
CRG
Power-on Reset
Low Voltage Reset
— PLL Operating Voltage, PLL Ground
MC9S12HZ256 Data Sheet, Rev. 2.05
PLLCLK
Figure 5-1. CRG Block Diagram
CM fail
DDPLL
) and ground (V
Clock and Reset
1
Clock Quality
COP
Registers
Control
Checker
Generator
Reset
SSPLL
RTI
Chapter 5 Clocks and Reset Generator (CRGV4)
) for the PLL circuitry. This allows
Real-Time Interrupt
PLL Lock Interrupt
Self-Clock Mode
Oscillator Clock
System Reset
Core Clock
Bus Clock
Interrupt
DDPLL
169

Related parts for mc9s12hz256v2