mc9s12hz256v2 Freescale Semiconductor, Inc, mc9s12hz256v2 Datasheet - Page 569

no-image

mc9s12hz256v2

Manufacturer Part Number
mc9s12hz256v2
Description
Hcs12 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet
20.2
Most interfacing with the interrupt sub-block is done within the core. However, the interrupt does receive
direct input from the multiplexed external bus interface (MEBI) sub-block of the core for the IRQ and
XIRQ pin data.
20.3
Detailed descriptions of the registers and associated bits are given in the subsections that follow.
20.3.1
20.3.2
20.3.2.1
Read: See individual bit descriptions
Write: See individual bit descriptions
Freescale Semiconductor
Reset
W
R
External Signal Description
Memory Map and Register Definition
Address
0x0015
0x0016
0x001F
Offset
Module Memory Map
Register Descriptions
Interrupt Test Control Register
0
0
7
Interrupt Test Control Register (ITCR)
Interrupt Test Registers (ITEST)
Highest Priority Interrupt (Optional) (HPRIO)
= Unimplemented or Reserved
0
0
6
Figure 20-2. Interrupt Test Control Register (ITCR)
MC9S12HZ256 Data Sheet, Rev. 2.05
0
0
5
Table 20-1. INT Memory Map
WRTINT
0
4
Use
ADR3
1
3
ADR2
1
2
Chapter 20 Interrupt (INTV1)
ADR1
1
1
Access
R/W
R/W
R/W
ADR0
1
0
569

Related parts for mc9s12hz256v2