mc9s12hz256v2 Freescale Semiconductor, Inc, mc9s12hz256v2 Datasheet - Page 235

• Manufacturer Part Number: mc9s12hz256v2
• Description: Hcs12 Microcontrollers
• Manufacturer: Freescale Semiconductor, Inc

7.4.1.2
The analog input multiplexer connects one of the 16 external analog input channels to the sample and hold
machine.
7.4.1.3
The sample amplifier is used to buffer the input analog signal so that the storage node can be quickly
charged to the sample potential.
7.4.1.4
The A/D machine performs analog to digital conversions. The resolution is program selectable at either 8
or 10 bits. The A/D machine uses a successive approximation architecture. It functions by comparing the
stored analog sample potential with a series of digitally generated analog potentials. By following a binary
search algorithm, the A/D machine locates the approximating potential that is nearest to the sampled
potential.
When not converting the A/D machine disables its own clocks. The analog electronics continue drawing
quiescent current. The power down (ADPU) bit must be set to disable both the digital clocks and the analog
power consumption.
Only analog input signals within the potential range of V
in a non-railed digital output codes.
7.4.2
This subsection explains some of the digital features in more detail. See register descriptions for all details.
7.4.2.1
The external trigger feature allows the user to synchronize ATD conversions to the external environment
events rather than relying on software to signal the ATD module when ATD conversions are to take place.
The external trigger signal (out of reset ATD channel 15, configurable in ATDCTL1) is programmable to
be edge or level sensitive with polarity control.
combinations of control bits and their effect on the external trigger function.
During a conversion, if additional active edges are detected the overrun error flag ETORF is set.
Freescale Semiconductor
ETRIGLE
X
X
0
0
1
1
Digital Sub-Block
ETRIGP
Analog Input Multiplexer
Sample Buffer Amplifier
Analog-to-Digital (A/D) Machine
External Trigger Input
X
X
0
1
0
1
ETRIGE
0
0
1
1
1
1
SCAN
Table 7-27. External Trigger Control Bits
X
X
X
X
0
1
MC9S12HZ256 Data Sheet, Rev. 2.05
Ignores external trigger. Performs one conversion sequence and stops.
Ignores external trigger. Performs continuous conversion sequences.
Falling edge triggered. Performs one conversion sequence per trigger.
Rising edge triggered. Performs one conversion sequence per trigger.
Trigger active low. Performs continuous conversions while trigger is active.
Trigger active high. Performs continuous conversions while trigger is active.
Table 7-27
RL
gives a brief description of the different
to V
Chapter 7 Analog-to-Digital Converter (ATD10B16CV4)
RH
Description
(A/D reference potentials) will result
235