mc9s12hz256v2 Freescale Semiconductor, Inc, mc9s12hz256v2 Datasheet - Page 327

• Manufacturer Part Number: mc9s12hz256v2
• Description: Hcs12 Microcontrollers
• Manufacturer: Freescale Semiconductor, Inc

11.5
The reset state of each individual bit is listed in
which details the registers and their bit-fields.
11.6
IIC uses only one interrupt vector.
Internally there are three types of interrupts in IIC. The interrupt service routine can determine the interrupt
type by reading the status register.
IIC Interrupt can be generated on
The IIC interrupt is enabled by the IBIE bit in the IIC control register. It must be cleared by writing 0 to
the IBF bit in the interrupt service routine.
11.7
11.7.1
11.7.1.1
Reset will put the IIC bus control register to its default status. Before the interface can be used to transfer
serial data, an initialization procedure must be carried out, as follows:
Freescale Semiconductor
1. Arbitration lost condition (IBAL bit set)
2. Byte transfer condition (TCF bit set)
3. Address detect condition (IAAS bit set)
1. Update the frequency divider register (IBFD) and select the required division ratio to obtain SCL
2. Update the IIC bus address register (IBAD) to define its slave address.
3. Set the IBEN bit of the IIC bus control register (IBCR) to enable the IIC interface system.
4. Modify the bits of the IIC bus control register (IBCR) to select master/slave mode, transmit/receive
frequency from system clock.
mode and interrupt enable or not.
Interrupt
Interrupt
Resets
Interrupts
Initialization/Application Information
IIC
IIC Programming Examples
Initialization Sequence
Offset
—
Vector
—
Priority
MC9S12HZ256 Data Sheet, Rev. 2.05
Table 11-9. Interrupt Summary
—
IBAL, TCF, IAAS
bits in IBSR
Section 11.3, “Memory Map and Register
Source
register
When either of IBAL, TCF or IAAS bits is set
may cause an interrupt based on arbitration
lost, transfer complete or address detect
conditions
Chapter 11 Inter-Integrated Circuit (IICV2)
Description
Definition,”
327