mc9s12hz256v2 Freescale Semiconductor, Inc, mc9s12hz256v2 Datasheet - Page 535

no-image

mc9s12hz256v2

Manufacturer Part Number
mc9s12hz256v2
Description
Hcs12 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet
Chapter 19
Debug Module (DBGV1)
19.1
This section describes the functionality of the debug (DBG) sub-block of the HCS12 core platform.
The DBG module is designed to be fully compatible with the existing BKP_HCS12_A module (BKP
mode) and furthermore provides an on-chip trace buffer with flexible triggering capability (DBG mode).
The DBG module provides for non-intrusive debug of application software. The DBG module is optimized
for the HCS12 16-bit architecture.
19.1.1
The DBG module in BKP mode includes these distinctive features:
Freescale Semiconductor
Full or dual breakpoint mode
— Compare on address and data (full)
— Compare on either of two addresses (dual)
BDM or SWI breakpoint
— Enter BDM on breakpoint (BDM)
— Execute SWI on breakpoint (SWI)
Tagged or forced breakpoint
— Break just before a specific instruction will begin execution (TAG)
— Break on the first instruction boundary after a match occurs (Force)
Single, range, or page address compares
— Compare on address (single)
— Compare on address 256 byte (range)
— Compare on any 16K page (page)
At forced breakpoints compare address on read or write
High and/or low byte data compares
Comparator C can provide an additional tag or force breakpoint (enhancement for BKP mode)
Introduction
Features
MC9S12HZ256 Data Sheet, Rev. 2.05
535

Related parts for mc9s12hz256v2