DF71251AD50FPV Renesas Electronics America, DF71251AD50FPV Datasheet - Page 234

• Manufacturer Part Number: DF71251AD50FPV
• Description: MCU RISC FLASH 32K 8K 64LQFP
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH Tinyr

Specifications of DF71251AD50FPV

• Core Processor: SH-2
• Core Size: 32-Bit
• Speed: 50MHz
• Connectivity: SCI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 37
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 4 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

9.3.15
TSYR is an 8-bit readable/writable register that selects independent operation or synchronous
operation for the channel 0 to 4 TCNT counters. A channel performs synchronous operation when
the corresponding bit in TSYR is set to 1.
Rev. 5.00 Mar. 06, 2009 Page 214 of 770
REJ09B0243-0500
Bit
7
6
5 to 3
Bit Name
SYNC4
SYNC3
—
Timer Synchronous Register (TSYR)
Initial value:
Initial
Value
0
0
All 0
R/W:
Bit:
SYNC4 SYNC3
R/W
7
0
R/W
R/W
R/W
R
R/W
6
0
Description
Timer Synchronous operation 4 and 3
These bits are used to select whether operation is
independent of or synchronized with other channels.
When synchronous operation is selected, the TCNT
synchronous presetting of multiple channels, and
synchronous clearing by counter clearing on another
channel, are possible.
To set synchronous operation, the SYNC bits for at
least two channels must be set to 1. To set
synchronous clearing, in addition to the SYNC bit , the
TCNT clearing source must also be set by means of
bits CCLR0 to CCLR2 in TCR.
0: TCNT_4 and TCNT_3 operate independently (TCNT
1: TCNT_4 and TCNT_3 performs synchronous
Reserved
These bits are always read as 0. The write value should
always be 0.
R
5
0
-
presetting/clearing is unrelated to other channels)
operation
TCNT synchronous presetting/synchronous clearing
is possible
R
4
0
-
R
3
0
-
SYNC2 SYNC1 SYNC0
R/W
2
0
R/W
1
0
R/W
0
0