HD6417720BP133BV Renesas Electronics America, HD6417720BP133BV Datasheet - Page 657

• Manufacturer Part Number: HD6417720BP133BV
• Description: SH3-DSP, WITH USB AND LCDC, PB-F
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7700r

Specifications of HD6417720BP133BV

• Core Processor: SH-3 DSP
• Core Size: 32-Bit
• Speed: 133MHz
• Connectivity: FIFO, I²C, IrDA, MMC, SCI, SD, SIO, SIM, USB
• Peripherals: DMA, LCD, POR, WDT
• Number Of I /o: 117
• Program Memory Type: ROMless
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.4 V ~ 1.6 V
• Data Converters: A/D 4x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 256-BGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -

SH7720 Group, SH7721 Group
18.3.6
SCSCR is a 16-bit readable/writable register that operates the SCI transmitter/receiver,
enables/disables interrupt requests, and selects the transmit/receive clock source.
R01UH0083EJ0400 Rev. 4.00
Sep 21, 2010
Bit
15
14
13,12
11
Serial Control Register (SCSCR)
Bit Name
TDRQE
RDRQE
⎯
TSIE
Initial Value R/W
0
0
All 0
0
R/W
R
R/W
R/W
Description
Transmit Data Transfer Request Enable
Selects whether to issue the transmit-FIFO-data-
empty interrupt request or DMA transfer request when
TIE = 1 and transmit FIFO empty interrupt is
generated at the transmission.
0: Interrupt request is issued to CPU
1: Transmit data transfer request is issued to DMAC
Receive Data Transfer Request Enable
Selects whether to issue the receive-FIFO-data-full
interrupt or DMA transfer request when RIE = 1 and
receive FIFO data full interrupt is generated at the
reception.
0: Interrupt request is issued to CPU
1: Receive data transfer request is issued to DMAC
Reserved
These bits are always read as 0. The write value
should always be 0.
Transmit Data Stop Interrupt Enable
Enables or disables the generation of the transmit-
data-stop interrupt requested when the TSE bit in
SCFCR is enabled and the TSF flag in SCSSR is set
to 1.
0: The transmit-data-stop-interrupt disabled*
1: The transmit-data-stop-interrupt enabled
Note:
Section 18 Serial Communication Interface with FIFO (SCIF)
* The transmit data stop interrupt request is
cleared by reading the TSF flag after it has
been set to 1, then clearing the flag to 0,
or clearing the TSIE bit to 0.
Page 597 of 1414