MCF5307CFT66B Freescale Semiconductor, MCF5307CFT66B Datasheet - Page 400

no-image

MCF5307CFT66B

Manufacturer Part Number
MCF5307CFT66B
Description
IC MPU 32BIT 66MHZ COLDF 208FQFP
Manufacturer
Freescale Semiconductor
Series
MCF530xr
Datasheets

Specifications of MCF5307CFT66B

Core Processor
Coldfire V3
Core Size
32-Bit
Speed
66MHz
Connectivity
EBI/EMI, I²C, UART/USART
Peripherals
DMA, POR, WDT
Number Of I /o
16
Program Memory Type
ROMless
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
208-FQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5307CFT66B
Manufacturer:
FREESCAL
Quantity:
154
Part Number:
MCF5307CFT66B
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Data Transfer Operation
18.4.7.1 Line Transfers
A line is a 16-byte-aligned, 16-byte value. Despite the alignment, a line access may not
begin on the aligned address; therefore, the bus interface supports line transfers on multiple
address boundaries. Table 18-5 shows allowable patterns for line accesses.
18.4.7.2 Line Read Bus Cycles
Figure 18-12 shows line read with zero wait states. The access starts like a basic read bus
cycle with the first data transfer sampled on the rising edge of S4, but the next pipelined
burst data is sampled a cycle later on the rising edge of S6. Each subsequent pipelined data
burst is single cycle until the last one, which can be held for up to 2 BCLKO cycles after
TA is asserted. Note that AS and CSx are asserted throughout the burst transfer. This
example shows the timing for external termination, which differs only from the internal
termination example in Figure 18-13 in that the address lines change only at the beginning
(assertion of TS and TIP) and end (negation of TIP) of the transfer.
Figure 18-13 shows timing when internal termination is used.
18-12
TM[2:0], SIZ[1:0]
A[31:0], TT[1:0]
BE/BWEx, OE
AS, CSx
BCLKO
D[31:0]
R/W
TIP
TS
TA
Figure 18-12. Line Read Burst (2-1-1-1), External Termination
Table 18-5. Allowable Line Access Patterns
Freescale Semiconductor, Inc.
S0
For More Information On This Product,
A[3:2]
S1
00
01
10
11
Go to: www.freescale.com
S2
MCF5307 User’s Manual
S3
Read
S4
Read
S5
Longword Accesses
S6
0–4–8–C
4–8–C–0
8–C–0–4
C–0–4–8
Read
S7
S8
S9
Read
S10
S11 S12

Related parts for MCF5307CFT66B