UPD78F1000GB-GAF-AX Renesas Electronics America, UPD78F1000GB-GAF-AX Datasheet - Page 1050

no-image

UPD78F1000GB-GAF-AX

Manufacturer Part Number
UPD78F1000GB-GAF-AX
Description
MCU 16BIT 78K0R/KX3-L 44-LQFP
Manufacturer
Renesas Electronics America
Series
78K0R/Kx3-Lr
Datasheet

Specifications of UPD78F1000GB-GAF-AX

Core Processor
78K/0R
Core Size
16-Bit
Speed
20MHz
Connectivity
3-Wire SIO, I²C, LIN, UART/USART
Peripherals
DMA, LVD, POR, PWM, WDT
Number Of I /o
33
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 10x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD78F1000GB-GAF-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
78K0R/Kx3-L
(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)
Notes 1. The value must also be 4/f
Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and the SCKp
Remark p: CSI number (p = 00, 01, 10), n: Channel number (n = 0 to 2), g: PIM and POM number (g = 3, 7)
R01UH0106EJ0300 Rev.3.00
Oct 01, 2010
SCKp cycle time
SCKp high-/low-level width
SIp setup time (to SCKp↑)
SIp hold time (from SCKp↑)
Delay time from SCKp↓ to
SOp output
Caution The pins mounted depend on the product. Refer to Caution 2 at the beginning of this chapter.
(T
A
2. When DAP0n = 0 and CKP0n = 0, or DAP0n = 1 and CKP0n = 1. The SIp setup time becomes “to SCKp↓”
3. When DAP0n = 0 and CKP0n = 0, or DAP0n = 1 and CKP0n = 1. The SIp hold time becomes “from SCKp↓”
4. When DAP0n = 0 and CKP0n = 0, or DAP0n = 1 and CKP0n = 1. The delay time to SOp output becomes “from
5. C is the load capacitance of the SCKp and SOp output lines.
= −40 to +85°C, 1.8 V ≤ V
when DAP0n = 0 and CKP0n = 1, or DAP0n = 1 and CKP0n = 0.
SCKp↑” when DAP0n = 0 and CKP0n = 1, or DAP0n = 1 and CKP0n = 0.
pin by using port input mode register g (PIMg) and port output mode register g (POMg).
when DAP0n = 0 and CKP0n = 1, or DAP0n = 1 and CKP0n = 0.
Note 4
Parameter
CHAPTER 30 ELECTRICAL SPECIFICATIONS (78K0R/KC3-L, 78K0R/KD3-L, 78K0R/KE3-L)
Note 2
Note 3
t
t
t
t
t
t
DD
KCY1
KH1
KL1
SIK1
KSI1
KSO1
Symbol
,
CLK
= EV
or more.
DD
≤ 5.5 V, V
4.0 V ≤ V
2.7 V ≤ V
1.8 V ≤ V
4.0 V ≤ V
2.7 V ≤ V
1.8 V ≤ V
4.0 V ≤ V
2.7 V ≤ V
1.8 V ≤ V
C = 30 pF
DD
DD
DD
DD
DD
DD
DD
DD
DD
SS
Note 5
Conditions
≤ 5.5 V
< 4.0 V
< 2.7 V
≤ 5.5 V
< 4.0 V
< 2.7 V
≤ 5.5 V
< 4.0 V
< 2.7 V
= EV
SS
= AV
SS
= 0 V)
t
t
t
KCY1
KCY1
KCY1
200
300
600
MIN.
100
190
70
30
/2 − 20
/2 − 35
/2 − 80
Note 1
Note 1
Note 1
TYP.
MAX.
40
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
1050

Related parts for UPD78F1000GB-GAF-AX