UPD78F1000GB-GAF-AX Renesas Electronics America, UPD78F1000GB-GAF-AX Datasheet - Page 762

• Manufacturer Part Number: UPD78F1000GB-GAF-AX
• Description: MCU 16BIT 78K0R/KX3-L 44-LQFP
• Manufacturer: Renesas Electronics America
• Series: 78K0R/Kx3-Lr

Specifications of UPD78F1000GB-GAF-AX

• Core Processor: 78K/0R
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: 3-Wire SIO, I²C, LIN, UART/USART
• Peripherals: DMA, LVD, POR, PWM, WDT
• Number Of I /o: 33
• Program Memory Size: 16KB (16K x 8)
• Program Memory Type: FLASH
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 10x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

78K0R/Kx3-L
15.3 Registers Controlling Serial Interface IICA
R01UH0106EJ0300 Rev.3.00
Oct 01, 2010
Address: F00F0H
Serial interface IICA is controlled by the following nine registers.
(1) Peripheral enable register 0 (PER0)
Symbol
PER0
• Peripheral enable register 0 (PER0)
• IICA control register 0 (IICCTL0)
• IICA flag register (IICF)
• IICA status register (IICS)
• IICA control register 1 (IICCTL1)
• IICA low-level width setting register (IICWL)
• IICA high-level width setting register (IICWH)
• Port mode register 6 (PM6)
• Port register 6 (P6)
This register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a
hardware macro that is not used is stopped in order to reduce the power consumption and noise.
When serial interface IICA is used, be sure to set bit 4 (IICAEN) of this register to 1.
The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00H.
Cautions 1. When setting serial interface IICA, be sure to set the IICAEN bit to 1 first. If IICAEN = 0, writing
Notes 1. This is not mounted onto 40-pin product of the 78K0R/KC3-L.
RTCEN
2. This is not mounted onto 40-pin and 44-pin products of the 78K0R/KC3-L.
3. 78K0R/KF3-L and 78K0R/KG3-L only.
IICAEN
2. Be sure to clear the following bits to 0.
<7>
0
1
After reset: 00H
to a control register of serial interface IICA is ignored, and, even if the register is read, only the
default value is read (except for port mode register 6 (PM6) and port register 6 (P6)).
48-pin product of the 78K0R/KC3-L, 78K0R/KD3-L, 78K0R/KE3-L: bits 0, 1, 3, 6
44-pin product of the 78K0R/KC3-L:
40-pin product of the 78K0R/KC3-L:
78K0R/KF3-L, 78K0R/KG3-L:
Note 1
Stops input clock supply.
• SFR used by serial interface IICA cannot be written.
• Serial interface IICA is in the reset status.
Enables input clock supply.
• SFR used by serial interface IICA can be read/written.
Figure 15-5. Format of Peripheral Enable Register 0 (PER0)
6
0
R/W
ADCEN
<5>
Control of serial interface IICA input clock supply
IICAEN
<4>
Note 2
bits 0, 1, 3, 4, 6
bits 0, 1, 3, 4, 6, 7
bit 6
SAU1EN
<3>
CHAPTER 15 SERIAL INTERFACE IICA
Note 3
SAU0EN
<2>
TAU1EN
<1>
Note 3
TAU0EN
<0>
Note 3
762