UPD78F1000GB-GAF-AX Renesas Electronics America, UPD78F1000GB-GAF-AX Datasheet - Page 199

• Manufacturer Part Number: UPD78F1000GB-GAF-AX
• Description: MCU 16BIT 78K0R/KX3-L 44-LQFP
• Manufacturer: Renesas Electronics America
• Series: 78K0R/Kx3-Lr

Specifications of UPD78F1000GB-GAF-AX

• Core Processor: 78K/0R
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: 3-Wire SIO, I²C, LIN, UART/USART
• Peripherals: DMA, LVD, POR, PWM, WDT
• Number Of I /o: 33
• Program Memory Size: 16KB (16K x 8)
• Program Memory Type: FLASH
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 10x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

78K0R/Kx3-L
5.2.4 Port 3
Remark √: Mounted
mode register 3 (PM3). When the P30 to P33 pins are used as an input port, use of an on-chip pull-up resistor can be
specified in 1-bit units by pull-up resistor option register 3 (PU3).
port input mode register 3 (PIM3).
output mode register 3 (POM3).
R01UH0106EJ0300 Rev.3.00
Oct 01, 2010
P30/SO10/TxD1
P31/SI10/RxD1/
SDA10/INTP1
P32/SCK10/
SCL10/INTP2
P33
Port 3 is an I/O port with an output latch. Port 3 can be set to the input mode or output mode in 1-bit units using port
Input to the P31 and P32 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units using
Output from the P30 to P32 pins can be specified as N-ch open-drain output (V
This port can also be used for serial interface data I/O, clock I/O, and external interrupt request input.
Reset signal generation sets port 3 to input mode.
Figures 5-6 to 5-8 show block diagrams of port 3.
Caution To use P30/SO10/TxD1, P31/SI10/RxD1/SDA10/INTP1, P32/SCK10/SCL10/INTP2 as a general-purpose
port, note the serial array unit setting. For details, refer to Table 14-7 Relationship Between Register
Settings and Pins (Channel 2: CSI10, UART1 Transmission, IIC10) and Table 14-8 Relationship
Between Register Settings and Pins (Channel 3: UART1 Reception).
(
μ PD78F100y: y = 0 to 3)
40-pin
78K0R/KC3-L
CHAPTER 5 PORT FUNCTIONS (78K0R/KC3-L, 78K0R/KD3-L, 78K0R/KE3-L)
√
√
√
−
44-pin
(
μ PD78F100y: y = 1 to 3)
78K0R/KC3-L (48-pin)
√
√
√
−
(
μ PD78F100y: y = 4 to 6)
78K0R/KD3-L
√
√
√
−
DD
tolerance) in 1-bit units using port
(
μ PD78F100y: y = 7 to 9)
78K0R/KE3-L
√
√
√
√
199