UPD78F1000GB-GAF-AX Renesas Electronics America, UPD78F1000GB-GAF-AX Datasheet - Page 589

• Manufacturer Part Number: UPD78F1000GB-GAF-AX
• Description: MCU 16BIT 78K0R/KX3-L 44-LQFP
• Manufacturer: Renesas Electronics America
• Series: 78K0R/Kx3-Lr

Specifications of UPD78F1000GB-GAF-AX

• Core Processor: 78K/0R
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: 3-Wire SIO, I²C, LIN, UART/USART
• Peripherals: DMA, LVD, POR, PWM, WDT
• Number Of I /o: 33
• Program Memory Size: 16KB (16K x 8)
• Program Memory Type: FLASH
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 10x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

78K0R/Kx3-L
R01UH0106EJ0300 Rev.3.00
Oct 01, 2010
(1) Shift register
(2) Lower 8 bits of the serial data register mn (SDRmn)
This is an 8-bit register that converts parallel data into serial data or vice versa.
During reception, it converts data input to the serial pin into parallel data.
When data is transmitted, the value set to this register is output as serial data from the serial output pin.
The shift register cannot be directly manipulated by program.
To read or write the shift register, use the lower 8 bits of serial data register mn (SDRmn).
The SDRmn register can be read or written in 16-bit units.
The lower 8 bits of the SDRmn register can be read or written
communication mode.
• CSIp communication … SIOp (CSIp data register)
• UARTq reception … RXDq (UARTq receive data register)
• UARTq transmission … TXDq (UARTq transmit data register)
• IICr communication … SIOr (IICr data register)
Reset signal generation clears the SDRmn register to 0000H.
Remarks 1. After data is received, “0” is stored in bits 0 to 7 in bit portions that exceed the data length.
The SDRmn register is the transmit/receive data register (16 bits) of channel n.
transmit/receive buffer register, and bits 15 to 9 are used as a register that sets the division ratio of the operation
clock (f
When data is received, parallel data converted by the shift register is stored in the lower 8 bits. When data is to be
transmitted, set transmit to be transferred to the shift register to the lower 8 bits.
The data stored in the lower 8 bits of this register is as follows, depending on the setting of bits 0 to 2 (DLSmn0 to
DLSmn2) of serial communication operation setting register mn (SCRmn), regardless of the output sequence of
the data.
• 5-bit data length (stored in bits 0 to 4 of SDRmn register) (settable in UART mode only)
• 7-bit data length (stored in bits 0 to 6 of SDRmn register)
• 8-bit data length (stored in bits 0 to 7 of SDRmn register)
MCK
).
2. m: Unit number (m = 0 to 2), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 20, 40,
78K0R/KC3-L, 78K0R/KD3-L, 78K0R/KE3-L:
78K0R/KF3-L
78K0R/KF3-L
78K0R/KG3-L
78K0R/KG3-L
41), q: UART number (q = 0 to 4), r: IIC number (r = 10, 20)
μ
μ
μ
μ
PD78F1010, 78F1011, 78F1012 :
PD78F1027, 78F1028 :
PD78F1013, 78F1014 :
PD78F1029, 78F1030 :
Shift register
7
6
Note
Note Writing in 8-bit units is prohibited
mn = 00 to 03, p = 00, 01, 10, q = 0, 1,
r = 10
mn = 00 to 03, 10 to 13, p = 00, 01, 10,
20, q = 0 to 3, r = 10, 20
mn = 00 to 03, 10 to 13, 20, 21, p = 00,
01, 10, 20, 40, 41, q = 0 to 4, r = 10, 20
mn = 00 to 03, 10 to 13, p = 00, 01, 10,
20, q = 0 to 3, r = 10, 20
mn = 00 to 03, 10 to 13, 20, 21, p = 00,
01, 10, 20, 40, 41, q = 0 to 4, r = 10, 20
CHAPTER 14 SERIAL ARRAY UNIT
as the following SFR, depending on the
5
when the operation is stopped
(SEmn = 0).
4
3
Bits 7 to 0 function as a
2
1
0
589