DS3181 Maxim Integrated Products, DS3181 Datasheet - Page 132

no-image

DS3181

Manufacturer Part Number
DS3181
Description
Network Controller & Processor ICs DS3-E3 ATM-Packet PH Y with Built-in Line
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS3181

Product
Framer
Number Of Transceivers
1
Data Rate
44.736 Mbps
Supply Voltage (max)
3.465 V
Supply Voltage (min)
3.135 V
Supply Current (max)
280 mA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Package / Case
TEBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS3181+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3181N+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Figure 10-19. E3 G.832 Frame
10.5.12 Line Interface Modes
The line interface modes can be selected semi-independently of the framing modes using the PORT.CR2.LM[2:0]
control bits. The major blocks controlled are the transmit LIU (TX LIU), receive LIU (RX LIU), jitter attenuator (JA)
and the line encoder/decoder. The line encoder/decoder is used for B3ZS, HDB3 and AMI line interface encoding
modes. The line encoder-decoder block is not used for line encoding or decoding in the UNI mode but the BPV
counter in it can be used to count external pulses on the RNEGn / RCLVn / ROHMn pin. In “OHM” modes, the line
encoder-decoder does not count pulses on the RNEGn / RLCVn / ROHMn pin. The jitter attenuator (JA) can be off
(OFF) or put in either the transmit (TX) or receive (RX) path with the TX LIU or RX LIU. Both TX LIU and RX LIU
can be enabled (ON) or disabled (OFF).
The “Analog Loopback” (ALB) is available when the LIU is enabled or disabled. It is an actual loopback of the
analog positive and negative pulses from the TX LIU to the RX LIU when the LIU is enabled. If the LIU is disabled,
it is a digital loopback of the TLCLK, TPOS, TNEG signals to the RLCLK, RPOS and RNEG signals.
When the line is configured for B3ZS/HDB3/AMI line codes, the line codes are determined by the framing mode
and the TZCDS and RZCDS control the AMI line mode selection bits in the line encoder/decoder blocks. The DS3
and CC52 framing modes select the B3ZS line coding, the E3 framing modes select the HDB3 line codes. See
Table 10-33
FA1
EM
MA
NR
GC
TR
FA2
for configuration.
58 Byte Payload
59 Byte Payload
59 Byte Payload
59 Byte Payload
59 Byte Payload
59 Byte Payload
59 Byte Payload
59 Byte Payload
59 Byte Payload
Subframe
132
9 Subframes

Related parts for DS3181