DS3181 Maxim Integrated Products, DS3181 Datasheet - Page 35

no-image

DS3181

Manufacturer Part Number
DS3181
Description
Network Controller & Processor ICs DS3-E3 ATM-Packet PH Y with Built-in Line
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS3181

Product
Framer
Number Of Transceivers
1
Data Rate
44.736 Mbps
Supply Voltage (max)
3.465 V
Supply Voltage (min)
3.135 V
Supply Current (max)
280 mA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Package / Case
TEBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS3181+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3181N+
Manufacturer:
Maxim Integrated
Quantity:
10 000
6.9 Clear-Channel ATM/Packet—OHM Mode
The Clear-Channel ATM/Packet—OHM Mode maps/demaps ATM cells or HDLC packets into/from a serial
datastream, bypassing both the DS3/E3 formatter/framer and the LIU, supporting externally defined framing
modes. Major functional blocks for the Clear-Channel ATM/Packet—OHM Mode are shown in
configuration is programmable on per-port basis and is shown in
Table 6-9. Clear-Channel ATM/Packet—OHM Mode Configuration Registers
UTOPIA L2 ATM
UTOPIA L3 ATM
POS-PHY L2 ATM
POS-PHY L3 ATM
POS-PHY L2 Packet
POS-PHY L3 Packet
Figure 6-9. Clear-Channel ATM/Packet—OHM Mode
TOHMOn
TOHMIn
TLCLKn
RLCLKn
ROHMIn
TDATn
RDATn
MODE
Clock Rate
Adapter
TUA1
FM[5:0]
1XX001
1XX001
1XX001
1XX001
1XX001
1XX001
IEEE 1149.1
Access Port
JTAG Test
SIM[1:0]
GL.CR1
00
01
10
11
10
11
GEN
UA1
PORT.CR2
PMCPE
35
X
X
1
1
0
0
Table
6-9.
RX BERT
Processor
TX BERT
Tx Packet
Rx Packet
Processor
Processor
Processor
Rx Cell
Tx Cell
Microprocessor
Interface
FIFO
Tx
FIFO
Rx
Figure
n = port # (1-4)
Interface
System
6-9. Mapping

Related parts for DS3181