DS3181 Maxim Integrated Products, DS3181 Datasheet - Page 389

no-image

DS3181

Manufacturer Part Number
DS3181
Description
Network Controller & Processor ICs DS3-E3 ATM-Packet PH Y with Built-in Line
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS3181

Product
Framer
Number Of Transceivers
1
Data Rate
44.736 Mbps
Supply Voltage (max)
3.465 V
Supply Voltage (min)
3.135 V
Supply Current (max)
280 mA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Package / Case
TEBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS3181+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3181N+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Table 18-6. System Interface L3 Timing
(V
Note 1:
Note 2:
Note 3:
RSCLK and TSCLK
RSCLK and TSCLK
RSCLK and TSCLK
RADR and REN
RADR and REN
RDATA, RPRTY, RPXA,
RSOX, REOP, RVAL, RMOD,
and RERR
TDATA, TPRTY, TADR, TEN,
TSOX, TEOP, TMOD, and
TERR
TDATA, TPRTY, TADR, TEN,
TSOX, TEOP, TMOD, and
TERR
TPXA and TSPA
DD
= 3.3V ±5%, T
SIGNAL NAME(S)
The input/output timing reference level for all signals is V
Rise and fall times are measured at output side with the output unloaded. Rise time is measured from 20% to 80% V
is measured from 80% to 20% V
These times are met with a 30pF, 300 Ω load on the associated output pin.
j
= -40°C to +125°C.)
SYMBOL
OH
t2/t1
.
f1
t3
t5
t6
t7
t5
t6
t7
Clock frequency (1/t1) (Note 1)
Clock duty cycle (Note 1)
Rise/fall times (Notes 1, 2)
Hold time from RSCLK (Note 1)
Setup time to RSCLK (Note 1)
Delay from RSCLK (Notes 1, 3)
Hold time from TSCLK (Note 1)
Setup time to TSCLK (Note 1)
Delay from TSCLK (Notes 1, 3)
389
DD
DESCRIPTION
/2.
MIN
3.5
3.5
40
0
0
2
0
2
TYP
50
MAX
9.5
9.5
66
60
2
OH
. Fall time
UNITS
MHz
ns
ns
ns
ns
ns
ns
ns
%

Related parts for DS3181