DS3181 Maxim Integrated Products, DS3181 Datasheet - Page 153

• Manufacturer Part Number: DS3181
• Description: Network Controller & Processor ICs DS3-E3 ATM-Packet PH Y with Built-in Line
• Manufacturer: Maxim Integrated Products

Specifications of DS3181

• Product: Framer
• Number Of Transceivers: 1
• Data Rate: 44.736 Mbps
• Supply Voltage (max): 3.465 V
• Supply Voltage (min): 3.135 V
• Supply Current (max): 280 mA
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C
• Mounting Style: SMD/SMT
• Package / Case: TEBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

DS3181/DS3182/DS3183/DS3184
10.8.5.2 Transmit DS3 PLCP Frame Generation
DS3 PLCP frame generator receives the incoming PLCP payload data stream, and overwrites all of the overhead
byte locations.
The first two bytes of each sub-frame are overwritten with the frame alignment bytes A1 and A2, which have a
value of F6h and 28h respectively.
The third byte of sub-frame # is overwritten with POI byte # (P#). The value of P# is 00####0Pb (0 = a logic zero,
#### = the hexadecimal value of #, and P = the odd parity bit).
The fourth byte of sub-frames #11 – 6 are overwritten with the Z6 – Z1 bytes from the corresponding registers.
The fourth byte of sub-frame 5 is overwritten with the F1 byte from the corresponding register, the trail trace byte
input from the transmit trail trace controller, or the HDLC Overhead Processor. The F1 byte source is
programmable PLCP.TCR.TF1C[1:0] (trail trace controller, HDLC, or register).
The fourth byte of sub-frame 4 is overwritten with the calculated BIP-8. The BIP-8 is calculated over all of the path
overhead bytes and cell bytes of the previous frame after all PLCP processing (frame generation, error insertion,
and overhead insertion) has been completed.
The first four bits of the fourth byte of sub-frame 3 are overwritten with the G1 byte REI bits (G1[1:4]). The Remote
Error Indication (REI) bits can be generated automatically or inserted from the G1 register bits. The REI source is
programmable (auto or register). If the REI bits are generated automatically, they are set to zero when the receive
side B1 byte exactly matches the BIP-8 calculated for the previous receives side frame. Otherwise, the REI is set to
a value of one to eight to indicate the number of parity errors (BIP-8 errors) detected in the receive PLCP frame (B1
byte).
The fifth bit of the fourth byte of sub-frame 3 is overwritten with the G1 byte RAI bit (G1[5]). The Remote Alarm
Indication (RAI) bit is sourced from a register.
The last three bits of the fourth byte of sub-frame 3 are overwritten with the G1 byte LSS bits (G1[6:8]). The Link
Status Signal (LSS) bits are sourced from a register. The three register bits are inserted in the sixth, seventh, and
eighth bits of the G1 byte in each frame.
The fourth byte of sub-frames 2 and 1 are overwritten with the M2 and M1 bytes respectively. Each byte can be
individually sourced from a register, or from the transmit HDLC controller. The M2 byte and M1 byte sources are
each programmable (register or HDLC). If both bytes are programmed to be sourced from the transmit HDLC
controller, they are concatenated as a single data link as opposed to two separate data links.
The fourth byte of sub-frame 0 is overwritten with the C1 byte created during trailer generation.
Once all of the overhead bytes have been overwritten, the data stream is passed on to error insertion.
10.8.5.3 Transmit DS3 PLCP Error Insertion
Error insertion inserts various types of errors into the different overhead bytes. The types of errors that can be
inserted are framing errors, BIP-8 parity errors, and Remote Error Indication (REI) errors.
The type of framing error(s) inserted is programmable (frame bit error or framing byte error). A framing bit error is a
single bit error in a frame alignment byte (A1 or A2) or POI byte (P#). A framing byte error is an error in all eight bits
of a frame alignment byte (A1 or A2) or path overhead indicator (POI) byte (P#). Framing error(s) can be inserted
one error at a time, or in two consecutive bytes (A1 & A2 or P# & P#+1). The framing error insertion rate (single A1
or A2, single P#, A1 & A2, or P# & P#+1) is programmable.
The type of BIP-8 error(s) inserted is programmable (errored BIP-8 bit or errored BIP-8 byte). An errored BIP-8 bit
is inverting a single bit error in the B1 byte. An errored BIP-8 byte is inverting all eight bits in the B1 byte. BIP-8
error(s) can be inserted one error at a time, or continuously. The BIP-8 error insertion rate (single or continuous) is
programmable.
The type of REI error(s) inserted is programmable (single REI error or eight REI errors). A single REI error is
generated by setting the first four bits of the G1 byte to a value of 1h. Eight REI errors are generated by setting the
first four bits of the G1 byte to a value of 8h. REI error(s) can be inserted one error at a time, or continuously. The
REI error insertion rate (single or continuous) is programmable.
153