UPD78F1233GB-GAH-AX Renesas Electronics America, UPD78F1233GB-GAH-AX Datasheet - Page 314

no-image

UPD78F1233GB-GAH-AX

Manufacturer Part Number
UPD78F1233GB-GAH-AX
Description
MCU 16BIT 78K0R/LX3 64-LQFP
Manufacturer
Renesas Electronics America
Series
78K0R/Ix3r
Datasheet

Specifications of UPD78F1233GB-GAH-AX

Core Processor
78K/0R
Core Size
16-Bit
Speed
40MHz
Connectivity
3-Wire SIO, I²C, LIN, UART/USART
Peripherals
DMA, LVD, POR, PWM, WDT
Number Of I /o
50
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
1.5K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD78F1233GB-GAH-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
312
(3) Operation of TOn pin in slave channel output mode (TOMn = 1)
(b) When operation starts with slave channel output mode (TOMn = 1) setting (PWM output)
(a) When TOL0 register setting has been changed during timer operation
Remarks 1. Set:
Remarks 1. Set:
When slave channel output mode (TOMn = 1), the active level is determined by TOLn setting.
When the TOL0 register setting has been changed during timer operation, the setting becomes valid at the
generation timing of Ton pin change condition. Rewriting TOL0 register does not change the output level of
TOn pin.
The operation when TOMn is set to 1 and the value of the TOL0 register is changed while the timer is
operating (TEn = 1) is shown below.
Figure 6-29. Operation when TOL0 Register Has Been Changed during Timer Operation
2. n = 00 to 11 (n = 02 to 07 and 11 for timer output pin (TOn) of 78K0R/IB3)
2. n = 00 to 11 (n = 02 to 07 and 11 for timer output pin (TOn) of 78K0R/IB3)
Output reset signal
Output set signal
(Internal signal)
(Internal signal)
Reset: The output signal of TOn pin changes from active level to inactive level.
Reset: The output signal of TOn pin changes from active level to inactive level.
Default level, TOLn setting
Figure 6-28. TOn Pin Output Status at PWM Output (TOMn = 1)
TOn = 0, TOLn = 0
TOn = 1, TOLn = 0
TOn = 0, TOLn = 1
TOn = 1, TOLn = 1
TOn pin
The output signal of TOn pin changes from inactive level to active level.
The output signal of TOn pin changes from inactive level to active level.
TOLn
(Active high)
(Active high)
(Active low)
(Active low)
CHAPTER 6 TIMER ARRAY UNIT TAUS
TOEn
Port output is enabled
User’s Manual U19678EJ1V1UD
Dependent on TOn setting
Hi-Z
Hi-Z
Hi-Z
Hi-Z
TOn does not change
Set
No change
Reset
Set/reset signals are inverted
TOn pin transition
Dependent on TOLn setting
Set
Reset
Set

Related parts for UPD78F1233GB-GAH-AX