UPD78F1233GB-GAH-AX Renesas Electronics America, UPD78F1233GB-GAH-AX Datasheet - Page 848

no-image

UPD78F1233GB-GAH-AX

Manufacturer Part Number
UPD78F1233GB-GAH-AX
Description
MCU 16BIT 78K0R/LX3 64-LQFP
Manufacturer
Renesas Electronics America
Series
78K0R/Ix3r
Datasheet

Specifications of UPD78F1233GB-GAH-AX

Core Processor
78K/0R
Core Size
16-Bit
Speed
40MHz
Connectivity
3-Wire SIO, I²C, LIN, UART/USART
Peripherals
DMA, LVD, POR, PWM, WDT
Number Of I /o
50
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
1.5K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD78F1233GB-GAH-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
without via CPU.
between the SFR and internal RAM, and therefore, a large capacity of data can be processed. In addition, real-time
control using communication, timer, and A/D can also be realized.
16.1 Functions of DMA Controller
846
The 78K0R/Ix3 has an internal DMA (Direct Memory Access) controller.
Data can be automatically transferred between the peripheral hardware supporting DMA, SFRs, and internal RAM
As a result, the normal internal operation of the CPU and data transfer can be executed in parallel with transfer
Here are examples of functions using DMA.
Note
Number of DMA channels: 2
Transfer unit: 8 or 16 bits
Maximum transfer unit: 1024 times
Transfer type:
Transfer mode: Single-transfer mode
Transfer request: Selectable from the following peripheral hardware interrupts
• A/D converter
• Serial interface (CSI00
• Timer (channel 0, 1, 4, or 5)
Transfer target: Between SFR and internal RAM
• Successive transfer of serial interface
• Batch transfer of analog data
• Capturing A/D conversion result at fixed interval
• Capturing port value at fixed interval
44-pin and 48-pin products of 78K0R/IC3, 78K0R/ID3 and 78K0R/IE3 only.
2-cycle transfer (One transfer is processed in 2 clocks and the CPU stops during that
processing.)
Note
, CSI01
CHAPTER 16 DMA CONTROLLER
Note
, CSI10, UART0, UART1, or IIC10)
User’s Manual U19678EJ1V1UD

Related parts for UPD78F1233GB-GAH-AX