UPD78F1233GB-GAH-AX Renesas Electronics America, UPD78F1233GB-GAH-AX Datasheet - Page 758

no-image

UPD78F1233GB-GAH-AX

Manufacturer Part Number
UPD78F1233GB-GAH-AX
Description
MCU 16BIT 78K0R/LX3 64-LQFP
Manufacturer
Renesas Electronics America
Series
78K0R/Ix3r
Datasheet

Specifications of UPD78F1233GB-GAH-AX

Core Processor
78K/0R
Core Size
16-Bit
Speed
40MHz
Connectivity
3-Wire SIO, I²C, LIN, UART/USART
Peripherals
DMA, LVD, POR, PWM, WDT
Number Of I /o
50
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
1.5K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD78F1233GB-GAH-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Note 1
SE
01
0
1
Notes 1. The serial channel enable status register 0 (SE0) is a read-only status register which is set using the serial
756
Remark X: Don’t care
012
MD
0
0
0
0
(3) 44-pin and 48-pin products of 78K0R/IC3, 78K0R/ID3, 78K0R/IE3
MD0
Table 13-10. Relationship Between Register Settings and Pins (Channel 1: CSI01, UART0 Reception)
11
0
1
0
1
4. This is 0 or 1, depending on the communication operation. For details, refer to 13.3 (12) Serial output
5. When using UART0 transmission and reception in a pair, set channel 0 to UART0 transmission (refer to
2. When channel 1 is set to UART0 reception, this pin becomes an RxD0 function pin. In this case, set
3. This pin can be set as a port function pin.
6. The serial mode register 00 (SMR00) of channel 0 must also be set during UART0 reception. For details,
channel statrt register 0 (SS0) and serial channel stop register 0 (ST0).
channel 0 to operation stop mode or UART0 transmission (refer to Table 13-7).
When channel 0 is set to CSI00, this pin cannot be used as an RxD0 function pin. In this case, set channel
1 to operation stop mode or CSI01.
register 0 (SO0).
Table 13-7).
refer to 13.6.2 (1) Register setting.
SOE
01
0
0
1
1
0
1
1
0
Note 4
Note 4
Note 4
Note 4
SO
0/1
0/1
0/1
0/1
01
1
1
1
1
CKO
Note 4
Note 4
Note 4
0/1
0/1
0/1
01
1
1
1
1
1
TXE
01
0
0
1
1
0
1
1
0
RXE
01
0
1
0
1
1
0
1
1
Note 3
Note 3
PM
72
×
1
1
1
0
0
0
×
CHAPTER 13 SERIAL ARRAY UNIT
P72 PM
Note 3
Note 3
×
×
×
×
×
1
1
1
User’s Manual U19678EJ1V1UD
Note 3
Note 3
Note 3
Note 3
71
×
1
×
1
1
×
1
×
P71 PM
Note 3
Note 3
Note 3
Note 3
×
×
×
×
×
×
×
×
Note 3
Note 3
Note 3
Note 3
70
×
×
×
×
0
0
0
0
P70 PM
Note 3
Note 3
Note 3
Note 3
×
×
1
1
×
1
1
×
Note 2
Note 3
Note 3
Note 3
Note 3
Note 3
Note 3
Note 3
74
×
×
×
×
×
×
×
1
P74
Note 2
Note 3
Note 3
Note 3
Note 3
Note 3
Note 3
Note 3
×
×
×
×
×
×
×
×
stop mode
transmission
transmission
transmission
transmission
Operation
Operation
/reception
/reception
reception
reception
reception
Notes 5, 6
UART0
Master
Master
Master
CSI01
CSI01
CSI01
CSI01
CSI01
CSI01
mode
Slave
Slave
Slave
(output)
(output)
(output)
SCK01/
SCK01
SCK01
SCK01
SCK01
SCK01
SCK01
INTP6/
INTP6/
INTP6/
(input)
(input)
(input)
P72
P72
P72
INTP5/
INTP5/
INTP5/
INTP5/
NTP5/
SI01/
SI01
SI01
SI01
SI01
P71
P71
P71
P71
P71
Pin Function
INTP4/
INTP4/
INTP4/
INTP4/
INTP4/
SO01/
SO01
SO01
SO01
SO01
P70
P70
P70
P70
P70
SI00/RxD0/
SI00/TI10/
SI00/TI10/
SI00/TI10/
SI00/TI10/
SI00/TI10/
SI00/TI10/
SI00/TI10/
TI10/P74
RxD0
Note 2
P74
P74
P74
P74
P74
P74
P74

Related parts for UPD78F1233GB-GAH-AX