L64105 LSI Logic Corporation, L64105 Datasheet - Page 221
L64105
Manufacturer Part Number
L64105
Description
Mpeg-2 Audio/video Decoder
Manufacturer
LSI Logic Corporation
Datasheet
1.L64105.pdf
(454 pages)
- Current page: 221 of 454
- Download datasheet (5Mb)
6.3.8 Error Handling in A/V PES Mode
The payloads of transport packets that contain PES data are presented
over the parallel channel interface. The AVALIDn or VVALIDn strobe
indicates the type of the elementary stream. For Audio PES streams, the
Preparser stores the PES header in the Audio PES Header Channel
Buffer, INTRn is asserted if not masked, and the Audio PES Data Ready
Interrupt bit in Register 2
audio stream in the Audio ES Channel Buffer. For Video PES streams,
the Preparser stores the video PES header in the Video PES Header
Channel Buffer, INTRn is asserted if not masked, and the Video PES
Data Ready Interrupt bit in Register 2 is set. The Preparser stores the
video stream in the Video ES Channel Buffer. The Preparser then adds
the buffer write pointers for the start of the audio and video streams after
the headers in the PES header buffers. The purpose of the write pointer
is to allow the host software to connect the PES header with the next
access unit such as a video frame.
The start address, end address, read pointer, and write pointer registers
for the Audio ES, Video ES, and Audio PES Header Channel Buffers are
those listed for Elementary and MPEG-1 streams in
Table
The registers associated with the Video PES Header Channel Buffer are
shown in
Table 6.12
The paragraphs in this section list the error check points, and describe
the errors at the check points and their handling for MPEG-1 and
MPEG-2 audio and video.
Preparser
Address
Video PES Header Channel Buffer Start Address
Video PES Header Channel Buffer End Address
Video PES Header Channel Buffer Write Address
Note:
6.9.
Table
The registers for the Audio PES Header Channel Buffer are
the same as those used for the System Channel Buffer in
MPEG stream modes.
Video PES Header Channel Buffer Registers
6.12.
(page
4-6) is set. The Preparser stores the
80 and 81
82 and 83
Registers
102–104
Table 6.8
and
Page Ref.
4-24
4-24
4-27
6-25
Related parts for L64105
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Satellite Decoder Technical Manual 5/97
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Satellite Receiver
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Tuner/receiver Chipset
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Tuner And Satellite Receiver Chipset Data Sheet 2/01
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Smatv Qam Encoder
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
DVB Qam Modulator
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Dvb-t Cofdm Demodulator Technical Manual 2/00
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
16-Bit HCMOS Multiplier / Accumulators
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
Transport with Embedded CPU and Control
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
32-Bit HCMOS IEEE Floating-Point Processor
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
Controllers, Transport Controller with Embedded MIPS CPU (TR4101)
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Variable-Length Video Shift Registers
Manufacturer:
LSI Logic Corporation