L64105 LSI Logic Corporation, L64105 Datasheet - Page 449
![no-image](/images/no-image-200.jpg)
L64105
Manufacturer Part Number
L64105
Description
Mpeg-2 Audio/video Decoder
Manufacturer
LSI Logic Corporation
Datasheet
1.L64105.pdf
(454 pages)
- Current page: 449 of 454
- Download datasheet (5Mb)
Vline count init bit
voltage
VREQn signal
VREQn status bit
VS signal
VSYNC input type bit
VSYNC signal
VVALIDn signal
W
WAITn signal
waits 4-89,
wide images
word offset 4-66,
write pointers
usage overview
output
asynchronous transfers 6-4,
channel bypass and
description
synchronous transfers and
See also vertical sync
description
usage overview 9-5,
usage overview
AC timing
asynchronous transfers
description
input synchronization circuit
synchronous transfers
timing
transport streams and
description
audio ES channel buffer 10-7,
audio PES header/system channel buffer reset
auxiliary data
buffer start
current address
elementary stream mode
external SDRAM
PES packets
transport streams
user data
video ES channel reset
video PES header channel buffer reset
constraints
reset
audio ES channel buffer
audio PES header/system channel buffer
video ES channel buffer
video PES header channel buffer
11-3
11-15
11-4
2-9
10-24
4-20
9-32
8-24
11-14
2-4
1-3
2-5
2-9
2-6
2-4
2-5
6-28
7-8
2-6
6-15
8-21
9-34
4-10
6-6
4-66
9-12
9-10
6-27
6-25
4-68
6-8
9-10
Index
6-25
6-5
6-4
4-20
6-14
6-7
4-26
6-6
4-26
6-5
10-8
4-27
4-20
4-29
4-20
WRITEn signal
writes
Y
Y[5:0] bits
Y-B color difference
YCbCr
YCbCr values 4-60,
Y-R color difference
YUV
Z
zigzag ordering
ZTEST signal
description
asynchronous channel timing
audio PES header/system channel
channel bypass enable
contiguous OSD storage
direct
DMA controller 5-16,
external OSD mode
FIFO
FIFO status
host 2-3,
host flowchart
Intel mode timing
Intel mode timing diagram
Motorola mode timing
Motorola mode timing diagram
off-chip memory
OSD palette
PCM samples 4-83,
SDRAM 4-47,
SDRAM cycle enable
SDRAM timing cycle
SDRAM timing diagram
synchronous
video PES header channel buffer
description
B-9
buffer 6-10, 6-11,
starting addresses
starting addresses
B-9
1-3
4-17
9-27
4-41
2-12
2-3
2-12
2-3
4-38
A-4
4-60
2-6
5-13
5-10
6-9
9-30
9-28
9-28
5-5
to 5-13, 7-2,
9-32
10-6
7-5
6-12
5-17
2-8
4-46
5-3
4-42
4-10
11-8
9-28
11-13
11-14
11-10
9-23
6-11
IX-33
Related parts for L64105
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![L64704](/images/no-image3.png)
Part Number:
Description:
Satellite Decoder Technical Manual 5/97
Manufacturer:
LSI Logic Corporation
Datasheet:
![L64724](/images/no-image3.png)
Part Number:
Description:
Satellite Receiver
Manufacturer:
LSI Logic Corporation
Datasheet:
![L64733](/images/no-image3.png)
Part Number:
Description:
Tuner/receiver Chipset
Manufacturer:
LSI Logic Corporation
Datasheet:
![L64733C](/images/no-image3.png)
Part Number:
Description:
Tuner And Satellite Receiver Chipset Data Sheet 2/01
Manufacturer:
LSI Logic Corporation
Datasheet:
![L64767](/images/no-image3.png)
Part Number:
Description:
Smatv Qam Encoder
Manufacturer:
LSI Logic Corporation
Datasheet:
![L64777](/images/no-image3.png)
Part Number:
Description:
DVB Qam Modulator
Manufacturer:
LSI Logic Corporation
Datasheet:
![L64780](/images/no-image3.png)
Part Number:
Description:
Dvb-t Cofdm Demodulator Technical Manual 2/00
Manufacturer:
LSI Logic Corporation
Datasheet:
![L64010ADM](/images/no-image3.png)
Part Number:
Description:
16-Bit HCMOS Multiplier / Accumulators
Manufacturer:
LSI Logic Corporation
![L64108](/images/no-image3.png)
Part Number:
Description:
Transport with Embedded CPU and Control
Manufacturer:
LSI Logic Corporation
![L64133-10GM](/images/no-image3.png)
Part Number:
Description:
32-Bit HCMOS IEEE Floating-Point Processor
Manufacturer:
LSI Logic Corporation
![L64118](/images/no-image3.png)
Part Number:
Description:
Controllers, Transport Controller with Embedded MIPS CPU (TR4101)
Manufacturer:
LSI Logic Corporation
Datasheet:
![L64210NM](/images/no-image3.png)
Part Number:
Description:
Variable-Length Video Shift Registers
Manufacturer:
LSI Logic Corporation