L64105 LSI Logic Corporation, L64105 Datasheet - Page 409
L64105
Manufacturer Part Number
L64105
Description
Mpeg-2 Audio/video Decoder
Manufacturer
LSI Logic Corporation
Datasheet
1.L64105.pdf
(454 pages)
- Current page: 409 of 454
- Download datasheet (5Mb)
E
F
DTS
EAV
Endian
ES
Field
FIFO
Decode Time Stamp
Decoding times for presentation units extracted from the
PES (Packetized Elementary Stream) headers. Used by
the L64105 to start reading data from the video channel
buffer and decoding it into frame stores.
End of Active Video
A CCIR656 timing code programmed into the output
bitstream by the host to mark the end of the active
display area. See CCIR656 and SAV.
Byte Order
The endian of a component specifies the order of the
bytes in multiple-byte formats. Little endian indicates that
the most significant byte is in the highest bit positions and
the least significant byte is in the lowest bit positions. Big
endian signifies that the most significant byte is in the
lowest bit positions and the least significant byte is in the
highest bit positions.
Elementary Stream
In MPEG, elementary streams are bitstreams containing
compressed data from a single source, such as video,
audio, etc. Elementary streams are combined in a single
stream by packetizing them. See PES.
In television, a single frame consists of two fields
containing the odd and even scan lines, respectively.
First In, First Out
FIFOs are often referred to as buffers or elastic memory.
They are contiguous memory locations specified by width
and depth such as 8 bits x 8 locations. In one type,
parallel data is strobed into the input stage and it
propagates to the first empty stage at the output. When
the data at the output is strobed out, the rest of the data
moves toward the output stage to fill the empty locations.
In another type, referred to as a circular buffer, input and
output pointers rotate through the memory locations as
data is written in and read out.
B-3
Related parts for L64105
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Satellite Decoder Technical Manual 5/97
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Satellite Receiver
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Tuner/receiver Chipset
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Tuner And Satellite Receiver Chipset Data Sheet 2/01
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Smatv Qam Encoder
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
DVB Qam Modulator
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Dvb-t Cofdm Demodulator Technical Manual 2/00
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
16-Bit HCMOS Multiplier / Accumulators
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
Transport with Embedded CPU and Control
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
32-Bit HCMOS IEEE Floating-Point Processor
Manufacturer:
LSI Logic Corporation
Part Number:
Description:
Controllers, Transport Controller with Embedded MIPS CPU (TR4101)
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Variable-Length Video Shift Registers
Manufacturer:
LSI Logic Corporation