M30845FJGP#U3 Renesas Electronics America, M30845FJGP#U3 Datasheet

IC M32C MCU FLASH 512K 144LQFP

M30845FJGP#U3

Manufacturer Part Number
M30845FJGP#U3
Description
IC M32C MCU FLASH 512K 144LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M32C/80r
Datasheets

Specifications of M30845FJGP#U3

Core Processor
M32C/80
Core Size
16/32-Bit
Speed
32MHz
Connectivity
CAN, I²C, IEBus, SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
121
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
24K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 34x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30845FJGP#U3M30845FJGP
Manufacturer:
TI
Quantity:
18 562
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
MIT
Quantity:
2 367
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30845FJGP#U3M30845FJGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
135
Company:
Part Number:
M30845FJGP#U3M30845FJGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
To our customers,
Corporation, and Renesas Electronics Corporation took over all the business of both
companies. Therefore, although the old company name remains in this document, it is a valid
Renesas Electronics document. We appreciate your understanding.
Issued by: Renesas Electronics Corporation (http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.
On April 1
st
, 2010, NEC Electronics Corporation merged with Renesas Technology
Renesas Electronics website:
Old Company Name in Catalogs and Other Documents
http://www.renesas.com
April 1
Renesas Electronics Corporation
st
, 2010

M30845FJGP#U3 Summary of contents

Page 1

To our customers, Old Company Name in Catalogs and Other Documents st On April 1 , 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the ...

Page 2

All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm ...

Page 3

M32C/84 Group 16/ (M32C/84, M32C/84T) 32 Hardware Manual RENESAS 16/32-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M32C/80 SERIES All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is ...

Page 4

Keep safety first in your circuit designs! Renesas Technology Corp. puts the maximum effort into making semiconductor products 1. better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead ...

Page 5

Introduction This hardware manual provides detailed information on the M32C/84 group (M32C/84, M32C/84T) microcom- puters. Users are expected to have basic knowledge of electric circuits, logical circuits and microcomputers. 2. Register Diagram The symbols, and descriptions, used for bit ...

Page 6

Table of Contents Quick Reference by Address _____________________ B-1 1. Overview _____________________________________ 1 1.1 Applications ................................................................................................................ 1 1.2 Performance Overview .............................................................................................. 2 1.3 Block Diagram ............................................................................................................ 4 1.4 Product Information ................................................................................................... 5 1.5 Pin Assignments and Descriptions .......................................................................... 7 1.6 ...

Page 7

Processor Mode ______________________________ 55 7.1 Types of Processor Mode ........................................................................................ 55 7.2 Setting of Processor Mode ...................................................................................... 56 8. Bus_________________________________________ 60 8.1 Bus Settings ............................................................................................................. 60 8.1.1 Selecting External Address Bus ...................................................................... 61 8.1.2 Selecting External Data Bus ............................................................................ ...

Page 8

Protection _________________________________ 106 11. Interrupts __________________________________ 107 11.1 Types of Interrupts ............................................................................................... 107 11.2 Software Interrupts .............................................................................................. 108 11.2.1 Undefined Instruction Interrupt ................................................................... 108 11.2.2 Overflow Interrupt ......................................................................................... 108 11.2.3 BRK Interrupt ................................................................................................. 108 11.2.4 BRK2 Interrupt ............................................................................................... 108 ...

Page 9

DMAC_____________________________________ 135 13.1 Transfer Cycle ...................................................................................................... 142 13.1.1 Effect of Source and Destination Addresses ............................................. 142 13.1.2 Effect of the DS Register .............................................................................. 142 13.1.3 Effect of Software Wait State ....................................................................... 142 ________ 13.1.4 Effect of RDY Signal ..................................................................................... ...

Page 10

Three-Phase Motor Control Timer Functions ____ 182 17. Serial I/O __________________________________ 193 17.1 Clock Synchronous Serial I/O Mode .................................................................. 203 17.1.1 Selecting CLK Polarity Selecting ................................................................ 207 17.1.2 Selecting LSB First or MSB First ................................................................. 207 17.1.3 Continuous Receive ...

Page 11

Functions .............................................................................................................. 261 18.2.1 Resolution Select Function .......................................................................... 261 18.2.2 Sample and Hold Function ........................................................................... 261 18.2.3 Trigger Select Function ................................................................................ 261 18.2.4 DMAC Operating Mode ................................................................................. 261 18.2.5 Extended Analog Input Pins ........................................................................ 262 18.2.6 External Operating Amplifier ...

Page 12

CAN0 Error Interrupt Mask Register (C0EIMKR Register) ...................... 341 23.1.14 CAN0 Error Interrupt Status Register (C0EISTR Register) ..................... 342 23.1.15 CAN0 Error Factor Register (C0EFR Register) ........................................ 343 23.1.16 CAN0 Mode Register (C0MDR Register) ................................................... 344 23.1.17 CAN0 Single-Shot ...

Page 13

Functions to Prevent the Flash Memory from Rewriting ................................. 398 25.2.1 ROM Code Protect Function ........................................................................ 398 25.2.2 ID Code Verify Function ............................................................................... 398 25.3 CPU Rewrite Mode ............................................................................................... 400 25.3.1 EW Mode 0 ..................................................................................................... 400 25.3.2 EW Mode ...

Page 14

Interrupts .............................................................................................................. 477 27.7.1 ISP Setting ..................................................................................................... 477 _______ 27.7.2 NMI Interrupt .................................................................................................. 477 ______ 27.7.3 INT Interrupt .................................................................................................. 477 27.7.4 Watchdog Timer Interrupt ............................................................................ 478 27.7.5 Changing Interrupt Control Register .......................................................... 478 27.7.6 Changing IIOiIR Register (i = ...

Page 15

Quick Reference by Address Address Register 0000 16 0001 16 0002 16 0003 16 0004 Processor Mode Register 0 (PM0) 16 0005 Processor Mode Register 1 (PM1) 16 0006 System Clock Control Register 0 (CM0) 16 0007 System Clock Control ...

Page 16

Quick Reference by Address Address Register 0060 16 0061 16 0062 16 0063 16 0064 16 0065 16 0066 16 0067 16 0068 DMA0 Interrupt Control Register (DM0IC) 16 0069 Timer B5 Interrupt Control Register (TB5IC) 16 006A DMA2 Interrupt ...

Page 17

Quick Reference by Address Address Register 00C0 16 00C1 16 00C2 16 00C3 16 00C4 16 00C5 16 00C6 16 00C7 16 00C8 16 00C9 16 00CA 16 00CB 16 00CC 16 00CD 16 00CE 16 00CF 16 00D0 16 ...

Page 18

Quick Reference by Address Address Register 0120 16 Base Timer Register1 (G1BT) 0121 16 0122 Base Timer Control Register 10 (G1BCR0) 16 0123 Base Timer Control Register 11 (G1BCR1) 16 0124 Time Measurement Prescaler Register 16 (G1TPR6) 16 0125 Time ...

Page 19

Quick Reference by Address Address Register 01E0 CAN0 Message Slot Buffer 0 Standard ID0 (C0SLOT0_0) 16 01E1 CAN0 Message Slot Buffer 0 Standard ID1 (C0SLOT0_1) 16 01E2 CAN0 Message Slot Buffer 0 Extended ID0 (C0SLOT0_2) 16 01E3 CAN0 Message Slot ...

Page 20

Quick Reference by Address Address Register CAN0 Message Slot 9 Control Register (C0MCTL9)/ 0239 16 CAN0 Local Mask Register B Standard ID1 (C0LMBR1) CAN0 Message Slot 10 Control Register (C0MCTL10)/ 355/ 023A 16 CAN0 Local Mask Register B Extended ID0 ...

Page 21

Quick Reference by Address Address Register 02F0 16 02F1 16 02F2 16 02F3 16 02F4 UART4 Special Mode Register 4 (U4SMR4) 16 02F5 UART4 Special Mode Register 3 (U4SMR3) 16 02F6 UART4 Special Mode Register 2 (U4SMR2) 16 02F7 UART4 ...

Page 22

Quick Reference by Address Address Register 0350 16 Timer B0 Register (TB0) 0351 16 0352 16 Timer B1 Register (TB1) 0353 16 0354 16 Timer B2 Register (TB2) 0355 16 0356 Timer A0 Mode Register (TA0MR) 16 0357 Timer A1 ...

Page 23

Quick Reference by Address Address Register 03B0 Function Select Register A0 (PS0) 16 03B1 Function Select Register A1 (PS1) 16 03B2 Function Select Register B0 (PSL0) 16 03B3 Function Select Register B1 (PSL1) 16 03B4 Function Select Register A2 (PS2) ...

Page 24

M32C/84 Group (M32C/84, M32C/84T) SINGLE-CHIP 16/32-BIT CMOS MICROCOMPUTER 1. Overview The M32C/84 group (M32C/84, M32C/84T) microcomputer is a single-chip control unit that utilizes high- performance silicon gate CMOS technology with the M32C/80 series CPU core. The M32C/84 group (M32C/84, M32C/84T) ...

Page 25

1.2 Performance Overview Tables 1.1 and 1.2 list performance overview of the M32C/84 group (M32C/84, M32C/84T). ...

Page 26

Table 1.2 M32C/84 Group (M32C/84, M32C/84T) Performance (100-Pin Package) Characteristic CPU Basic Instructions Minimum Instruction Execution ...

Page 27

1.3 Block Diagram Figure 1.1 shows a block diagram of the M32C/84 group (M32C/84, M32C/84T) microcomputer. ...

Page 28

1.4 Product Information Table 1.3 lists product information. Figure 1.2 shows the product numbering system. Table ...

Page 29

M30 Figure 1.2 Product Numbering System Page ...

Page 30

1.5 Pin Assignments and Descriptions Figures 1.3 to 1.5 show pin assignments (top view ...

Page 31

Table 1.4 Pin Characteristics for 144-Pin Package Pin Interrupt Control Port Timer Pin No. Pin Pin ...

Page 32

Table 1.4 Pin Characteristics for 144-Pin Package (Continued) Pin Control Interrupt Port No. Pin Pin 49 ...

Page 33

Table 1.4 Pin Characteristics for 144-Pin Package (Continued) Pin Control Interrupt Port Timer Pin No. Pin ...

Page 34

SRxD4 / SDA4 / TxD4 / ANEX1 / CLK4 / ANEX0 / SS4 / RTS4 / CTS4 / TB4 / DA1 / SS3 / RTS3 / CTS3 / TB3 IN ...

Page 35

...

Page 36

Table 1.5 Pin Characteristics for 100-Pin Package Package Control Interrupt Pin No. Port Pin Pin FP ...

Page 37

Table 1.5 Pin Characteristics for 100-Pin Package (Continued) Package Control Interrupt Pin No. Port Pin Pin ...

Page 38

1.6 Pin Description Table 1.6 Pin Description (100-Pin and 144-Pin Packages) Classsfication Symbol I/O Type Power ...

Page 39

Table 1.6 Pin Description (100-Pin and 144-Pin Packages) (Continued) Classsfication Symbol I/O Type Main Clock Input ...

Page 40

Table 1.6 Pin Description (100-Pin and 144-Pin Packages) (Continued) Classsfication Symbol I/O Type V Reference REF ...

Page 41

Table 1.6 Pin Description (144-Pin Package only) (Continued) Classsfication Symbol I/O Type A/D Converter AN15 to ...

Page 42

Central Processing Unit (CPU) Figure 2.1 shows the CPU registers. The register bank is comprised ...

Page 43

2.1 General Registers 2.1.1 Data Registers (R0, R1, R2 and R3) R0, R1, R2 and R3 ...

Page 44

2.1.8.5 Register Bank Select Flag (B) The register bank 0 is selected when the B flag ...

Page 45

Memory Figure 3.1 shows a memory map of the M32C/84 group (M32C/84, M32C/84T). The M32C/84 ...

Page 46

Special Function Registers (SFR) Address Register 0000 16 0001 16 0002 16 0003 16 0004 ...

Page 47

Address Register 0030 16 0031 16 0032 16 0033 16 0034 16 0035 16 0036 16 ...

Page 48

Address 0060 16 0061 16 0062 16 0063 16 0064 16 0065 16 0066 16 0067 ...

Page 49

Address 0090 UART0 Transmit /NACK Interrupt Control Register 16 0091 UART1/UART4 Bus Conflict Detect Interrupt Control ...

Page 50

Address 00C0 16 00C1 16 00C2 16 00C3 16 00C4 16 00C5 16 00C6 16 00C7 ...

Page 51

Address 00F0 Data Compare Register 00 16 00F1 Data Compare Register 01 16 00F2 Data Compare ...

Page 52

Address 0120 16 Base Timer Register 1 0121 16 0122 Base Timer Control Register 10 16 ...

Page 53

Address 0150 16 0151 16 0152 16 0153 16 0154 16 0155 16 0156 16 0157 ...

Page 54

Address 01E0 CAN0 Message Slot Buffer 0 Standard ID0 16 01E1 CAN0 Message Slot Buffer 0 ...

Page 55

Address 0210 16 CAN0 Slot Interrupt Mask Register 0211 16 0212 16 0213 16 0214 CAN0 ...

Page 56

Address CAN0 Message Slot 9 Control Register / 0239 16 CAN0 Local Mask Register B Standard ...

Page 57

Address 02C0 16 X0 Register Y0 Register 02C1 16 02C2 16 X1 Register Y1 Register 02C3 ...

Page 58

Address 02F0 16 02F1 16 02F2 16 02F3 16 02F4 UART4 Special Mode Register 4 16 ...

Page 59

Address 0320 16 0321 16 0322 16 0323 16 0324 UART3 Special Mode Register 4 16 ...

Page 60

Address 0350 16 Timer B0 Register 0351 16 0352 16 Timer B1 Register 0353 16 0354 ...

Page 61

Address 0380 16 A/D0 Register 0 0381 16 0382 16 A/D0 Register 1 0383 16 0384 ...

Page 62

<144-pin Package> Address 03A0 Function Select Register A8 16 03A1 Function Select Register A9 16 03A2 ...

Page 63

<144-pin Package> Address 03D0 Port P14 Register 16 03D1 Port P15 Register 16 03D2 Port P14 ...

Page 64

<100-pin Package> Address 03A0 16 03A1 16 03A2 16 03A3 16 03A4 16 03A5 16 03A6 ...

Page 65

<100-pin Package> Address 03D0 16 03D1 16 03D2 Set default value to " 03D3 ...

Page 66

Reset Hardware reset 1, brown-out detection reset (hardware reset 2), software reset and watchdog timer ...

Page 67

CC2 ( CC1 td(P- more 20 or ...

Page 68

Table 5.1 Pin States while RESET Pin is Held "L" Pin Name CNV SS P0 Input ...

Page 69

When Stop Mode is not Used Vdet4 Vdet3r V CC1 Vdet3 Vdet3s V SS RESET Internal ...

Page 70

5.5 Internal Space Figure 5.4 shows CPU register states after reset. Refer to 4. SFR for ...

Page 71

Voltage Detection Circuit NOTE The voltage detection circuit in M32C/84T cannot be used. However, the ...

Page 72

Watchdog Timer Control Register NOTES: 1. The WDC5 bit ...

Page 73

Voltage Detection Register ...

Page 74

Low Voltage Detection Interrupt Register NOTES: 1. Set the ...

Page 75

6.1 Low Voltage Detection Interrupt If the D40 bit in the D4INT register is set to ...

Page 76

Low Voltage Detection Circuit CPU VC27 bit Clock VC13 V CC1 + Noise V Rejection - ...

Page 77

6.1.1 Limitations on Exiting Stop/Wait Mode The low voltage detection interrupt is generated and the microcomputer ...

Page 78

Processor Mode NOTE Use M32C/84T in single-chip mode only. M32C/84T cannot be used in memory ...

Page 79

7.2 Setting of Processor Mode The CNV pin state and the PM01 and PM00 bit settings ...

Page 80

Processor Mode Register NOTES: 1. Rewrite the ...

Page 81

Processor Mode Register NOTES: 1. Rewrite ...

Page 82

Figure 7.3 Memory Map in Each Processor Mode Page ...

Page 83

Bus In memory expansion mode or microprocessor mode, some pins function as bus control pins ...

Page 84

8.1.1 Selecting External Address Bus The number of externally-output address buses, the number of chip-select signals ...

Page 85

Table 8.2 Processor Mode and Port Function Single- Processor Chip Mode Mode PM05 to Access CS1 ...

Page 86

8.2 Bus Control Signals, required to access external devices, are provided and software wait states are ...

Page 87

Example 1: When the microcomputer accesses the external space j specified by another chip-select signal in ...

Page 88

8.2.3 Read and Write Signals When using a16-bit data bus, the PM02 bit in the PM0 ...

Page 89

8.2.4 Bus Timing Bus cycle for the internal ROM and internal RAM is basically one BCLK ...

Page 90

Table 8.5 Software Wait State and Bus Cycle ...

Page 91

• Bus Cycle bus cycle = 2 BCLK Address ( ...

Page 92

• Bus Cycle BCLK Address ( Data (Read) RD Data (Write) ...

Page 93

• Bus Cycle Data (Read) Data (Write) WR, WRL, WRH • Bus Cycle ...

Page 94

• Bus Cycle bus cycle = 4 BCLK ( Data ...

Page 95

• Bus Cycle Data (Read) Data (Write) WR (WRL) • Bus Cycle 3 ...

Page 96

8.2.4.1 Bus Cycle with Recovery Cycle Added The EWCRi06 bit in the EWCRi register (i=0 to ...

Page 97

8.2.5 ALE Signal The ALE signal latches an address of the multiplexed bus. Latch an address ...

Page 98

(1) Separate Bus with 2 Wait States 1st cycle BCLK RD ( (i=0 to ...

Page 99

_________ 8.2.7 HOLD Signal __________ The HOLD signal transfers bus privileges from the CPU to external ...

Page 100

8.3 Page Mode Control Function NOTE The page mode control function can be used in the ...

Page 101

Page Mode Wait Control Register NOTES: 1. When ...

Page 102

Page Mode Wait Control Register NOTES: 1. When ...

Page 103

Figure 8.15 External Bus with Page Mode Control Function Page ...

Page 104

Clock Generation Circuit 9.1 Types of the Clock Generation Circuit Four circuits are included to ...

Page 105

Figure 9.1 Clock Generation Circuit ...

Page 106

System Clock Control Register NOTES: 1. Rewrite the ...

Page 107

System Clock Control Register ...

Page 108

Main Clock Division Register NOTES: 1. Rewrite the MCD ...

Page 109

Oscillation Stop Detection Register NOTES: ...

Page 110

Count Source Prescaler Register NOTES: 1. Rewrite the CNT3 ...

Page 111

PLL Control Register NOTES: 1. Rewrite ...

Page 112

Processor Mode Register NOTES: 1. Rewrite the ...

Page 113

9.1.1 Main Clock Main clock oscillation circuit generates the main clock. The main clock becomes clock ...

Page 114

9.1.2 Sub Clock Sub clock oscillation circuit generates the sub clock. The sub clock becomes clock ...

Page 115

9.1.3 On-Chip Oscillator Clock On-chip oscillator generates the on-chip oscillator clock. The 1-MHz on-chip oscillator clock ...

Page 116

"01000 (main clock as CPU clock source) Figure 9.11 Switching Procedure from On-chip Oscillator ...

Page 117

9.1.4 PLL Clock The PLL frequency synthesizer generates the PLL clock based on the main clock. ...

Page 118

9.2 CPU Clock and BCLK The CPU operating clock is referred to as the CPU clock. ...

Page 119

9.3.3 f C32 f is the sub clock divided by 32. f C32 when the sub ...

Page 120

9.5 Power Consumption Control Normal operating mode, wait mode and stop mode are provided as the ...

Page 121

Switch the CPU clock after the clock to be switched to stabilize. Sub clock oscillation will ...

Page 122

9.5.2.3 Pin Status in Wait Mode Table 9.7 lists pin states in wait mode. Table 9.7 ...

Page 123

Table 9.8 Interrupts to Exit Wait Mode ...

Page 124

9.5.3.1 Entering Stop Mode Stop mode is entered when setting the CM10 bit in the CM10 ...

Page 125

9.5.3.2 Exiting Stop Mode Stop mode is exited by the hardware reset, NMI interrupt or peripheral ...

Page 126

All oscillation is stopped CM10=1 Stop Mode Interrupt Stop Mode CM10=1 (Note 2) NOTES: 1. See ...

Page 127

Figure 9.14 Status Transition ...

Page 128

9.6 System Clock Protect Function The system clock protect function prohibits the CPU clock from changing ...

Page 129

10. Protection The protection function protects important registers from being easily overwritten when a program runs ...

Page 130

11. Interrupts 11.1 Types of Interrupts Figure 11.1 shows types of interrupts. Software (Non-Maskable Interrupt) Interrupt ...

Page 131

11.2 Software Interrupts Software interrupt occurs when an instruction is executed. The software interrupts are non-maskable ...

Page 132

11.3 Hardware Interrupts Special interrupts and peripheral function interrupts are available as hardware interrupts. 11.3.1 Special ...

Page 133

11.4 High-Speed Interrupt The high-speed interrupt executes an interrupt sequence in five cycles and returns from ...

Page 134

11.5.1 Fixed Vector Tables The fixed vector tables are allocated addresses FFFFDC tables. Refer to 25.2 ...

Page 135

Table 11.2 Relocatable Vector Tables Interrupt Generated by (2) BRK Instruction Reserved Space DMA0 DMA1 DMA2 ...

Page 136

Table 11.2 Relocatable Vector Tables (Continued) Interrupt Generated by Bus Conflict Detect, Start Condition Detect, +156 ...

Page 137

11.6 Interrupt Request Acknowledgement Software interrupts and special interrupts occur when conditions to generate an interrupt ...

Page 138

Interrupt Control Register NOTES: 1. The BCN0IC register shares ...

Page 139

Interrupt Control Register NOTES: 1. When a 16-bit data ...

Page 140

Exit Priority Register NOTES: 1. The microcomputer exits stop ...

Page 141

11.6.3 Interrupt Sequence The interrupt sequence is performed between an interrupt request acknowledgment and interrupt routine ...

Page 142

11.6.4 Interrupt Response Time Figure 11.6 shows an interrupt response time. Interrupt response time is the ...

Page 143

Table 11.4 Interrupt Sequence Execution Time Interrupt Peripheral Function INT Instruction _______ NMI Watchdog Timer Undefined ...

Page 144

11.6.6 Saving a Register In the interrupt sequence, the FLG register and PC are saved to ...

Page 145

11.6.8 Interrupt Priority If two or more interrupt requests are existed at the same sampling points ...

Page 146

Hig Each Interrupt Priority Level h DMA0 DMA1 DMA2 DMA3 Timer A0 Timer A1 Timer A2 ...

Page 147

______ 11.7 INT Interrupt External input generates the INTi interrupt ( 5). The ...

Page 148

______ (1) 11.8 NMI Interrupt ______ The NMI interrupt occurs when a signal applied to the ...

Page 149

11.10 Address Match Interrupt The address match interrupt occurs immediately before executing an instruction that is ...

Page 150

11.11 Intelligent I/O Interrupt and CAN Interrupt The intelligent I/O interrupt and CAN interrupt are assigned ...

Page 151

The CAN0j (j interrupt is provided as the CAN interrupt. The following registers are ...

Page 152

Interrupt Request Register NOTES: 1. See table below ...

Page 153

Interrupt Enable Register NOTES: 1. See table below ...

Page 154

12. Watchdog Timer The watchdog timer monitors the program executions and detects defective program. It allows ...

Page 155

Watchdog Timer Control Register NOTES: 1. The WDC5 ...

Page 156

System Clock Control Register NOTES: 1. Rewrite the ...

Page 157

12.1 Count Source Protection Mode In count source protection mode, the on-chip oscillator clock is used ...

Page 158

13. DMAC This microcomputer contains four DMAC (direct memory access controller) channels that allow data to ...

Page 159

DMAC starts a data transfer by setting the DSR bit in the DMiSL register (i=0 to ...

Page 160

DMAi Request Source Select Register NOTES: 1. Change the ...

Page 161

Table 13.2 DMiSL Register ( Function Setting Value ...

Page 162

DMA Mode Register NOTES: 1. Use the LDC ...

Page 163

DMAi Transfer Count Register b15 b8 b7 NOTES: 1. When the DCTi register is set to ...

Page 164

DMAi Memory Address Register b23 b16 b15 NOTES: 1. When the RWk bit (k ...

Page 165

13.1 Transfer Cycle Transfer cycle contains a bus cycle to read data from a memory or ...

Page 166

(1) When 8-bit data is transferred or when 16-bit data is transferred with a 16-bit data ...

Page 167

13.2 DMAC Transfer Cycle The number of DMAC transfer cycle can be calculated as follows. Any ...

Page 168

When DMA transfer request signals by external source are applied to INT0 and INT1 simultaneously and ...

Page 169

14. DMAC II DMAC II performs memory-to-memory transfer, immediate data transfer and calculation transfer, which transfers ...

Page 170

Exit Priority Register NOTES: 1. The microcomputer exits stop ...

Page 171

14.1.2 DMAC II Index The DMAC II index is a data table which comprises 8 to ...

Page 172

Table 14.2 DMAC II Index Configuration in Transfer Mode Memory-to-Memory Transfer Transfer Data /Immediate Data Transfer ...

Page 173

14.1.3 Interrupt Control Register for the Peripheral Function For the peripheral function interrupt activating DMAC II, ...

Page 174

14.3.2 Immediate Data Transfer DMAC II transfers immediate data to any memory location. A fixed or ...

Page 175

14.6 Chained Transfer The CHAIN bit in MOD selects the chained transfer. The following process initiates ...

Page 176

14.8 Execution Time DMAC II execution cycle is calculated by the following equations: Multiple transfers: t ...

Page 177

15. Timer The microcomputer has eleven 16-bit timers. Five timers A and six timers B have ...

Page 178

C32 TCK1 to TCK0 TB0 ...

Page 179

15.1 Timer A Figure 15.3 shows a block diagram of the timer A. Figures 15.4 to ...

Page 180

Timer Ai Register b15 ...

Page 181

Timer Ai Mode Register Count Start Flag b7 ...

Page 182

(1) Up/Down Flag NOTES: 1. Use the MOV instruction ...

Page 183

Trigger Select Register NOTES: 1. Overflow or underflow Count ...

Page 184

Table 15.1 Pin Settings for Output from TAi Pin PS1, PS2 Registers OUT (1) P7 /TA0 ...

Page 185

15.1.1 Timer Mode In timer mode, the timer counts an internally generated count source (see Table ...

Page 186

Timer Ai Mode Register NOTES ...

Page 187

15.1.2 Event Counter Mode In event counter mode, the timer counts how many external signals are ...

Page 188

Table 15.5 Event Counter Mode Specifications (When Processing Two-phase Pulse Signal on Timer A2, A3 and ...

Page 189

Timer Ai Mode Register NOTES: 1. ...

Page 190

15.1.2.1 Counter Reset by Two-Phase Pulse Signal Processing Z-phase input resets the timer counter when processing ...

Page 191

15.1.3 One-Shot Timer Mode In one-shot timer mode, the timer operates only once for each trigger ...

Page 192

Timer Ai Mode Register NOTES: 1. ...

Page 193

15.1.4 Pulse Width Modulation Mode In pulse width modulation mode, the timer outputs pulse of desired ...

Page 194

Timer Ai Mode Register NOTES: 1. MR1 ...

Page 195

When the reload register is set to "0003 of a signal applied to the TAi Count ...

Page 196

15.2 Timer B Figure 15.16 shows a block diagram of the timer B. Figures 15.17 to ...

Page 197

Timer Bi Mode Register NOTES: 1. Only MR2 bits ...

Page 198

Timer B3, B4,B5 Count Start Flag Figure 15.19 TBSR ...

Page 199

15.2.1 Timer Mode In timer mode, the timer counts an internally generated count source (see Table ...

Page 200

15.2.2 Event Counter Mode In event counter mode, the timer counts how many external signals are ...

Related keywords