M30845FJGP#U3 Renesas Electronics America, M30845FJGP#U3 Datasheet - Page 273

IC M32C MCU FLASH 512K 144LQFP

M30845FJGP#U3

Manufacturer Part Number
M30845FJGP#U3
Description
IC M32C MCU FLASH 512K 144LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M32C/80r
Datasheets

Specifications of M30845FJGP#U3

Core Processor
M32C/80
Core Size
16/32-Bit
Speed
32MHz
Connectivity
CAN, I²C, IEBus, SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
121
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
24K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 34x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30845FJGP#U3M30845FJGP
Manufacturer:
TI
Quantity:
18 562
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
MIT
Quantity:
2 367
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30845FJGP#U3M30845FJGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
135
Company:
Part Number:
M30845FJGP#U3M30845FJGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
M
R
R
e
E
3
. v
J
2
Figure 18.3 AD0CON1 Register
0
C
1
9
0 .
8 /
B
0
1
4
0
3
G
J
6
u
o r
0 -
. l
A/D0 Control Register 1
b7
u
NOTES:
0
1
p
, 7
0
b6
10. AV
1. When the AD0CON1 register is rewritten during the A/D conversion, the conversion result is
2. The SCAN1 and SCAN0 bit settings are disabled in single sweep mode, repeat sweep mode 0, repeat
3. This pin is commonly used in the A/D conversion when the MD2 bit is set to "1".
4. In multi-port single sweep mode or multi-port repeat sweep mode 0, do not set the SCAN1 and
5. When the MSS bit in the AD0CON3 register is set to "1" (multi-port sweep mode enabled), set the
6. Refer to the note for the CKS0 bit in the AD0CON0 register.
7. In one-shot mode and repeat mode, the OPA1 and OPA0 bits can be set to "01
8. To set the OPA1 and OPA0 bits to "00
9. When the MSS bit is set to "1", set the OPA1 and OPA0 bits to "00
11. Do not set the VCUT bit to "0" during the A/D conversion.
1
(
2
M
indeterminate.
sweep mode 1, mutli-port single sweep mode and multi-port repeat sweep mode 0.
SCAN0 bits to any setting other than "11
MD2 bit to "0".
set the OPA0 and OPA1 bits to "01
ANEX0) and the PSL3_6 bit to "0" (other than ANEX1).
0
b5
AD input voltage (for AN0
V
3
0
REF
5
2
CC
b4
C
=V
8 /
is a reference voltage for AD0 only. The VCUT bit setting does not affect the V
b3
Page 250
, 4
REF
b2
M
=V
3
b1
CC1
2
C
b0
f o
8 /
V
CC2
4
4
Symbol
SCAN0
SCAN1
) T
VCUT
CKS1
OPA0
OPA1
9
BITS
MD2
Bit
, AD input voltage (for AN
5
0
Symbol
AD0CON1
to AN0
(1)
A/D Operating
Mode Select Bit 1
8/10-Bit Mode
Select Bit
V
Bit
External Op-Amp
Connection Mode
Bit
A/D Sweep Pin
Select Bit
Frequency Select
Bit
7
2
REF
" or "10
, AN2
(7, 9)
2
Bit Name
", set the PSL3_5 bit in PSL3 register to "0" (other than
Connection
2
0
".
to AM2
(2, 10)
2
" in other modes.
Address
0397
16
7
0
)
to AN
Single sweep mode and repeat sweep mode 0
Repeat sweep mode 1
0 : Any mode other than repeat sweep mode 1
1 : Repeat sweep mode 1
b7
b1
b1
Multi-port single sweep mode and
b1
0 0 : ANEX0 and ANEX1 are not used
0 1 : Signal into ANEX0 is A/D converted
1 0 : Signal into ANEX1 is A/D converted
1 1 : External op-amp connection mode
multi-port repeat sweep mode 0
0 : 8-bit mode
1 : 10-bit mode
(Note 6)
0 : No V
1 : V
V
0 0 : ANi
0 1 : ANi
1 0 : ANi
1 1 : ANi
0 0 : ANi
0 1 : ANi
1 0 : ANi
1 1 : ANi
1 1 : ANi
CC2
b6
b0
b0
b0
7
, AN15
REF
.
REF
0
0
0
0
0
0
0
0
0
connection
, ANi
, ANi
to ANi
to ANi
to ANi
to ANi
to ANi
to ANi
0
2
connection
to AN15
".
1
1
Function
7
3
5
7
2
3
After Reset
00
16
7
, ANEX0, ANEX1)
(3)
(11)
2
(i=none, 0, 2, 15)
" or "10
(5)
REF
(4)
2
" only. Do not
performance
(8)
18. A/D Converter
V
CC1
RW
RW
RW
RW
RW
RW
RW
RW
RW
,