M30845FJGP#U3 Renesas Electronics America, M30845FJGP#U3 Datasheet - Page 493

IC M32C MCU FLASH 512K 144LQFP

M30845FJGP#U3

Manufacturer Part Number
M30845FJGP#U3
Description
IC M32C MCU FLASH 512K 144LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M32C/80r
Datasheets

Specifications of M30845FJGP#U3

Core Processor
M32C/80
Core Size
16/32-Bit
Speed
32MHz
Connectivity
CAN, I²C, IEBus, SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
121
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
24K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 34x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30845FJGP#U3M30845FJGP
Manufacturer:
TI
Quantity:
18 562
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
MIT
Quantity:
2 367
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30845FJGP#U3M30845FJGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
135
Company:
Part Number:
M30845FJGP#U3M30845FJGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
M
R
R
27.3 Bus
e
E
3
. v
J
2
0
C
27.3.1 HOLD Signal
27.3.2 External Bus
1
9
8 /
0 .
B
When entering microprocessor mode or memory expansion mode from single-chip mode and using
__________
HOLD input, set the PM01 and PM00 bits to "11
mode) after setting the PD4_7 to PD4_0 bits in the PD4 register and the PD5_2 to PD5_0 bits in the PD5
register to "0" (input mode).
P4
are not placed in high-impedance states even when a low-level ("L") signal is applied to the HOLD pin, if
the PM01 and PM00 bits are set to "11
after setting the PD4_7 to PD4_0 bits in the PD4 register and the PD5_2 to PD5_0 bits in the PD5 register
to "1" (output mode) in single-chip mode.
The internal ROM cannot be read when a high-level ("H") signal is applied to the CNV
hardware reset (hardware reset 1 or brown-out detection reset) occurs.
0
1
4
0
0
G
3
J
6
to P4
u
o r
0 -
. l
u
0
__________
1
p
, 7
0
1
7
(
2
M
(A
0
3
0
16
2
5
C
to A
8 /
Page 470
, 4
22
M
, A
3
_____
2
23
C
, CS0 to CS3, MA8 to MA12) and P5
8 /
f o
_______
4
4
) T
9
5
_______
2
" (microprocessor mode) or to "01
2
" (microprocessor mode) or to "01
0
to P5
2
(RD/WR/BHE, RD/WRL/WRH)
______ ______ ________ ______ _______ ________
2
" (memory expansion mode)
2
" (memory expansion
27. Precautions (Bus)
SS
__________
pin and the