M30845FJGP#U3 Renesas Electronics America, M30845FJGP#U3 Datasheet - Page 369

IC M32C MCU FLASH 512K 144LQFP

M30845FJGP#U3

Manufacturer Part Number
M30845FJGP#U3
Description
IC M32C MCU FLASH 512K 144LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M32C/80r
Datasheets

Specifications of M30845FJGP#U3

Core Processor
M32C/80
Core Size
16/32-Bit
Speed
32MHz
Connectivity
CAN, I²C, IEBus, SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
121
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
24K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 34x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30845FJGP#U3M30845FJGP
Manufacturer:
TI
Quantity:
18 562
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
MIT
Quantity:
2 367
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30845FJGP#U3M30845FJGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
135
Company:
Part Number:
M30845FJGP#U3M30845FJGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
M
R
R
e
E
3
. v
J
2
Figure 23.20 C0SSCTLR Register
0
C
23.1.17 CAN0 Single-Shot Control Register (C0SSCTLR Register)
1
9
0 .
8 /
B
According to the CAN Specification 2.0B0, if the arbitration lost or transmission error causes a transmit
failure, the microcomputer continues transmitting data until the transmission is completed. The
C0SSCTLR register determines whether or not, and from which slot, data is re-transmitted.
In single-shot mode, if the arbitration lost or transmission error causes a transmission failure, data is not
transmitted again. When the SSCj bit (j=0 to 15) is set to "1", the corresponding message slot j is in
single-shot mode.
0
1
4
0
3
G
J
6
u
o r
0 -
. l
b15
u
0
1
CAN0 Single-Shot Control Register
p
, 7
0
NOTES:
1
(
2
M
1. Set the C0SSCTLR register after the C0MCTLj register (j=0 to 15) in a slot, corresponding to the bit to
2.The C0SSCTLR register can be accessed only when the BANKSEL bit in the C0CTLR1 register is set
3. Value is obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) after
0
3
0
be changed, is set to "00
to "0" (message slot control register and single-shot register selected).
reset, supplying the clock to the CAN module, and setting the BANKSEL bit to "0".
2
5
C
b8
8 /
Page 346
, 4
b7
M
3
2
C
f o
8 /
b0
4
4
) T
9
Symbol
SSC15
SSC14
SSC13
SSC12
SSC10
SSC11
5
SSC9
SSC8
SSC7
SSC6
SSC5
SSC4
SSC3
SSC2
SSC1
SSC0
16
Bit
Symbol
C0SSCTLR
".
Message Slot 15 Single-Shot
Control Bit
Message Slot 14 Single-Shot
Control Bit
Message Slot 13 Single-Shot
Control Bit
Message Slot 12 Single-Shot
Control Bit
Message Slot 11 Single-Shot
Control Bit
Message Slot 10 Single-Shot
Control Bit
Message Slot 9 Single-Shot
Control Bit
Message Slot 8 Single-Shot
Control Bit
Message Slot 7 Single-Shot
Control Bit
Message Slot 6 Single-Shot
Control Bit
Message Slot 5 Single-Shot
Control Bit
Message Slot 4 Single-Shot
Control Bit
Message Slot 3 Single-Shot
Control Bit
Message Slot 2 Single-Shot
Control Bit
Message Slot 1 Single-Shot
Control Bit
Message Slot 0 Single-Shot
Control Bit
Bit Name
Address
0221
(1, 2)
16
- 0220
16
0: Single-shot mode not used
1: Use single-shot mode
After Reset
0000
Function
16
(3)
23. CAN Module
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW