M30845FJGP#U3 Renesas Electronics America, M30845FJGP#U3 Datasheet - Page 503

IC M32C MCU FLASH 512K 144LQFP

M30845FJGP#U3

Manufacturer Part Number
M30845FJGP#U3
Description
IC M32C MCU FLASH 512K 144LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M32C/80r
Datasheets

Specifications of M30845FJGP#U3

Core Processor
M32C/80
Core Size
16/32-Bit
Speed
32MHz
Connectivity
CAN, I²C, IEBus, SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
121
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
24K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 34x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30845FJGP#U3M30845FJGP
Manufacturer:
TI
Quantity:
18 562
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
MIT
Quantity:
2 367
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30845FJGP#U3M30845FJGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
135
Company:
Part Number:
M30845FJGP#U3M30845FJGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
M
R
R
e
E
3
27.9 Timer
. v
J
2
0
C
1
27.9.1 Timers A and B
27.9.2 Timer A
9
8 /
0 .
B
The timers stop after reset. Set the TAiS(i=0 to 4) bit or TBjS(j=0 to 5) bit in the TABSR register or TBSR
register to "1" (starts counting) after setting operating mode, count source and counter.
The following registers and bits must be set while the TAiS bit or TBjS bit is set to "0" (stops counting).
The TA1
is applied to the NMI pin while the INV03 and INV02 bits in the INVC0 register are set to "11
cutoff of the three-phase output by an "L" signal applied to the NMI pin).
• TAiMR, TBjMR register
• TAi, TBj register
• UDF register
• TAZIE, TA0TGL, TA0TGH bits in the ONSF register
• TRGSR register
0
1
4
27.9.2.1 Timer A (Timer Mode)
27.9.2.2 Timer A (Event Counter Mode)
0
G
3
J
6
u
• The TAiS bit (i=0 to 4) in the TABSR register is set to "0" (stops counting) after reset. Set the TAiS
• The TAi register indicates the counter value during counting at any given time. However, the
• The TAiS (i=0 to 4) bit in the TABSR register is set to "0" (stops counting) after reset. Set the TAiS
• The TAi register indicates the counter values during counting at any given time. However, the
o r
0 -
. l
bit to "1" (starts counting) after selecting an operating mode and setting the TAi register.
counter is "FFFF
while the counter stops and before the counter starts counting.
bit to "1" (starts counting) after selecting an operating mode and setting the TAi register.
counter will be "FFFF
ting value can be read after setting the TAi register while the counter stops and before the counter
starts counting.
u
0
1
p
, 7
0
OUT
1
(
2
M
0
, TA2
3
0
2
5
C
8 /
_______
Page 480
OUT
, 4
M
and TA4
3
16
2
" when reloading. The setting value can be read after setting the TAi register
C
8 /
16
f o
4
" during underflow and "0000
4
) T
OUT
9
5
pins are placed in high-impedance states when a low-level ("L") signal
16
" during overflow, when reloading. The set-
_______
27. Precautions (Timer)
2
" (forced