M30845FJGP#U3 Renesas Electronics America, M30845FJGP#U3 Datasheet - Page 91

IC M32C MCU FLASH 512K 144LQFP

M30845FJGP#U3

Manufacturer Part Number
M30845FJGP#U3
Description
IC M32C MCU FLASH 512K 144LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M32C/80r
Datasheets

Specifications of M30845FJGP#U3

Core Processor
M32C/80
Core Size
16/32-Bit
Speed
32MHz
Connectivity
CAN, I²C, IEBus, SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
121
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
24K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 34x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30845FJGP#U3M30845FJGP
Manufacturer:
TI
Quantity:
18 562
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
MIT
Quantity:
2 367
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30845FJGP#U3M30845FJGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
135
Company:
Part Number:
M30845FJGP#U3M30845FJGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
M
R
R
e
E
3
. v
J
2
Figure 8.4 Bus Cycle with Separate Bus (1)
0
C
1
9
• Bus Cycle 1 + 3
• Bus Cycle 1 + 5
• Bus Cycle 1 + 1
0 .
8 /
B
WR, WRL, WRH
WR, WRL, WRH
WR, WRL, WRH
0
i=0 to 3
NOTES:
1
4
0
3
G
J
Data (Read)
Data (Write)
Data (Read)
1. When the microcomputer continuously accesses the same CS area, the CSi pin provides an "L" signal continuously.
Data (Write)
Data (Read)
6
Data (Write)
u
o r
0 -
. l
Address
Address
BCLK
Address
u
BCLK
0
1
BCLK
CS
CS
p
RD
CS
, 7
0
RD
RD
i
1
(1)
i
(
i
(1)
2
(1)
M
0
3
0
5
2
1 bus cycle = 2
C
8 /
Page 68
1 bus cycle = 4
, 4
M
1 bus cycle = 6
3
2
C
f o
8 /
4
4
) T
9
5
• Bus Cycle 1 + 2
• Bus Cycle 1 + 4
• Bus Cycle 1 + 6
WR, WRL, WRH
WR, WRL, WRH
WR, WRL, WRH
Data (Read)
Data (Write)
Data (Read)
Data (Read)
Data (Write)
Data (Write)
Address
Address
Address
BCLK
BCLK
BCLK
CS
CS
CS
RD
RD
RD
i
i
i
(1)
(1)
(1)
1 bus cycle = 3
1 bus cycle = 5
1 bus cycle = 7
8. Bus