M30845FJGP#U3 Renesas Electronics America, M30845FJGP#U3 Datasheet - Page 364

IC M32C MCU FLASH 512K 144LQFP

M30845FJGP#U3

Manufacturer Part Number
M30845FJGP#U3
Description
IC M32C MCU FLASH 512K 144LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M32C/80r
Datasheets

Specifications of M30845FJGP#U3

Core Processor
M32C/80
Core Size
16/32-Bit
Speed
32MHz
Connectivity
CAN, I²C, IEBus, SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
121
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
24K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 34x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30845FJGP#U3M30845FJGP
Manufacturer:
TI
Quantity:
18 562
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
MIT
Quantity:
2 367
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30845FJGP#U3M30845FJGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
135
Company:
Part Number:
M30845FJGP#U3M30845FJGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
M
R
R
e
E
3
. v
J
2
Figure 23.15 C0EIMKR Register
0
C
23.1.13 CAN0 Error Interrupt Mask Register (C0EIMKR Register)
1
9
8 /
0 .
B
Refer to 23.4 CAN Interrupt for details.
0
1
4
23.1.13.1 BOIM Bit
23.1.13.2 EPIM Bit
23.1.13.3 BEIM Bit
The BOIM bit determines whether an interrupt request is enabled or disabled when the CAN module is
placed in a bus-off state. When the BOIM bit is set to "1", the bus-off interrupt request is enabled.
The EPIM bit determines whether an interrupt request is enabled or disabled when the CAN module is
placed in an error passive state. When the EPIM bit is set to "1", the error passive interrupt request is
enabled.
The BEIM bit determines whether an interrupt request is enabled or disabled when a CAN bus error
occurs. When the BEIM bit is set to "1", the CAN bus error interrupt request is enabled.
0
G
3
J
6
u
o r
0 -
. l
CAN0 Error Interrupt Mask Register
b7
u
0
1
NOTES:
p
, 7
0
b6
1
1. Value is obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) after
(
2
M
0
b5
reset and supplying the clock to the CAN module.
3
0
2
5
b4
C
8 /
Page 341
b3
, 4
b2
M
3
b1
2
C
b0
8 /
f o
4
(b7 - b3)
4
Symbol
) T
BOIM
EPIM
BEIM
9
Bit
5
Symbol
C0EIMKR
Bus-Off Interrupt
Mask Bit
Error-Passive Interrupt
Mask Bit
CAN Bus-Error Interrupt
Mask Bit
Nothing is assigned. When write, set to "0".
When read, its content is indeterminate.
Bit Name
Address
0214
16
0: Masks (disables) an interrupt request
1: Enables an interrupt request
0: Masks (disables) an interrupt request
1: Enables an interrupt request
0: Masks (disables) an interrupt request
1: Enables an interrupt request
After Reset
XXXX X000
Function
(1)
2
23. CAN Module
RW
RW
RW
RW