M30845FJGP#U3 Renesas Electronics America, M30845FJGP#U3 Datasheet - Page 160

IC M32C MCU FLASH 512K 144LQFP

M30845FJGP#U3

Manufacturer Part Number
M30845FJGP#U3
Description
IC M32C MCU FLASH 512K 144LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M32C/80r
Datasheets

Specifications of M30845FJGP#U3

Core Processor
M32C/80
Core Size
16/32-Bit
Speed
32MHz
Connectivity
CAN, I²C, IEBus, SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
121
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
24K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 34x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30845FJGP#U3M30845FJGP
Manufacturer:
TI
Quantity:
18 562
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
MIT
Quantity:
2 367
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30845FJGP#U3M30845FJGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
135
Company:
Part Number:
M30845FJGP#U3M30845FJGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
M
R
R
e
E
3
. v
J
2
Figure 13.2 DM0SL to DM3SL Registers
0
C
1
9
8 /
0 .
B
0
1
4
0
G
3
J
6
u
o r
0 -
. l
DMAi Request Source Select Register
b7
u
NOTES:
0
1
p
, 7
0
b6
1. Change the DSEL4 to DSEL0 bit settings while the MDi1 and MDi0 bits in the DMD0 and DMD1
2. When the DSR bit is set to "1", set the DRQ bit to "1" simultaneously.
3. Do not set the DRQ bit to "0".
1
(
2
M
registers are set to "00
DSEL4 to DSEL0 bit settings are changed.
0
b5
3
0
2
5
e.g., MOV.B #083h, DMiSL ; Set timer A0
e.g., OR.B #0A0h, DMiSL
b4
C
8 /
Page 137
b3
, 4
b2
M
3
b1
2
C
b0
8 /
f o
4
4
2
Symbol
DSEL0
DSEL1
DSEL2
DSEL3
DSEL4
) T
" (DMA disabled). Also, set the DRQ bit to "1" simultaneously when the
9
DRQ
DSR
(b6)
Bit
5
Symbol
DM0SL to DM3SL 0378
DMA Request Source
Select Bit
Software DMA
Request Bit
Reserved Bit
DMA Request Bit
Bit Name
(1)
(2)
Address
16,
(2, 3)
0379
(i=0 to 3)
16,
037A
See Table 13.2 for the DMiSL
register (i = 0 to 3) function
When a software trigger is selected,
a DMA request is generated by
setting this bit to "1" (When read, its
content is always "0")
0 : Not requested
1 : Requested
When read,
its content is indeterminate
16,
037B
16
Function
After Reset
0X00 0000
2
RW
RW
RW
RW
RW
RW
RW
RW
RO
13. DMAC