M30845FJGP#U3 Renesas Electronics America, M30845FJGP#U3 Datasheet - Page 350

IC M32C MCU FLASH 512K 144LQFP

M30845FJGP#U3

Manufacturer Part Number
M30845FJGP#U3
Description
IC M32C MCU FLASH 512K 144LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M32C/80r
Datasheets

Specifications of M30845FJGP#U3

Core Processor
M32C/80
Core Size
16/32-Bit
Speed
32MHz
Connectivity
CAN, I²C, IEBus, SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
121
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
24K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 34x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30845FJGP#U3M30845FJGP
Manufacturer:
TI
Quantity:
18 562
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
MIT
Quantity:
2 367
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30845FJGP#U3M30845FJGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
135
Company:
Part Number:
M30845FJGP#U3M30845FJGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
M
R
R
e
E
3
. v
J
2
Figure 23.4 C0CTLR1 Register
0
C
23.1.2 CAN0 Control Register 1 (C0CTLR1 Register)
1
9
8 /
0 .
B
0
1
4
23.1.2.1 BANKSEL Bit
23.1.2.2 INTSEL Bit
0
G
The BANKSEL bit in the C0CTLR1 register selects the registers allocated to addresses 0220
023F
The C0SSCTLR register, C0SSSTR register and the C0MCTL0 to C0MCTL15 registers can be ac-
cessed by setting the BANKSEL bit to "0". The C0GMR0 to C0GMR4 registers, C0LMAR0 to
C0LMAR4 registers and C0LMBR0 to C0LMBR4 registers can be accessed by setting the BANKSEL
bit to "1".
The INTSEL bit determines whether the three types of interrupt outputs (CAN0 transmit interrupt,
CAN0 receive interrupt and CAN0 error interrupt) are provided via OR or is done separately.
Refer to 23.4 CAN Interrupts for details.
3
J
NOTES:
6
u
o r
0 -
. l
1. Change the INTSEL bit setting when the STATE_RESET bit is set to "1" (CAN module reset
CAN0 Control Register 1
b7
u
0
1
p
NOTES:
16
completed).
, 7
0
b6
1
(
.
1. Value is obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) after
2
M
0
b5
0
reset and supplying the clock to the CAN module.
3
0
2
5
C
b4
0
8 /
Page 327
b3
, 4
b2
0
M
3
b1
2
C
b0
8 /
f o
4
BANKSEL
4
Symbol
(b1 - b0)
(b5 - b4)
INTSEL
) T
9
Bit
(b2)
(b7)
5
Symbol
C0CTLR1
Nothing is assigned. When write, set to "0".
When read, its content is indeterminate.
Reserved Bit
CANi Bank Switch Bit
Reserved Bit
CANi Interrupt Mode
Select Bit
Nothing is assigned. When write, set to "0".
When read, its content is indeterminate.
Bit Name
Address
0241
16
Set to "0"
0: Selects the message slot control
1: Selects the mask register
Set to "0"
0: Outputs 3 types of interrupts via OR
1: Outputs 3 types of interrupts separately
register and single-shot register
After Reset
X000 00XX
Function
(1)
2
23. CAN Module
RW
RW
RW
RW
RW
16
to