M30845FJGP#U3 Renesas Electronics America, M30845FJGP#U3 Datasheet - Page 308

IC M32C MCU FLASH 512K 144LQFP

M30845FJGP#U3

Manufacturer Part Number
M30845FJGP#U3
Description
IC M32C MCU FLASH 512K 144LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M32C/80r
Datasheets

Specifications of M30845FJGP#U3

Core Processor
M32C/80
Core Size
16/32-Bit
Speed
32MHz
Connectivity
CAN, I²C, IEBus, SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
121
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
24K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 34x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30845FJGP#U3M30845FJGP
Manufacturer:
TI
Quantity:
18 562
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
MIT
Quantity:
2 367
Company:
Part Number:
M30845FJGP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30845FJGP#U3M30845FJGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
135
Company:
Part Number:
M30845FJGP#U3M30845FJGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
M
R
R
e
E
3
. v
J
2
0
C
Figure 22.11 Counter Increment/Decrement Mode
1
9
0 .
8 /
B
0
(1) When the IT bit in the G1BCR0 register is set to "0" (bit 15 in the base timer overflows)
(2) When the IT bit is set to "1" (bit 14 in the base timer overflows)
(3) When the RST1 bit in the G1BCR1 register is set to "1" (the base timer is reset by matching with the G1PO0 register)
1
4
0
3
G
J
6
u
o r
0 -
. l
Base Timer
Bit 15
Overflow Signal
BT1R bit
in IIO4IR register
Base Timer
Bit 14 Overflow
Signal
BT1R bit
in IIO4IR register
Base Timer
u
0
1
p
, 7
0
1
(
2
M
The above applies to the following conditions:
• The RST1 in the G1BCR1 register is set to "0" (the base timer is not reset by matching the G1PO0 register)
• The UD1 and UD0 bits in the G1BCR1 register are set to "01
The above applies to the following conditions:
• The RST1 in the G1BCR1 register is set to "0" (the base timer is not reset by matching the G1PO0 register)
• The UD1 and UD0 bits in the G1BCR1 register are set to "01
The above applies to the following conditions:
• Value of G1PO0 register: "8000
• The UD1 and UD0 bits in the G1BCR1 register are set to "01
0
0
3
5
2
C
8 /
Page 285
4000
8000
C000
, 4
FFFF
0000
8000
FFFF
8002
8000
0000
M
16
16
16
16
16
16
"1"
"1"
"0"
"0"
3
16
16
16
16
"1"
"0"
"1"
"0"
2
C
f o
8 /
4
4
) T
9
5
16
"
2
2
2
" (counter increment/decrement mode)
" (counter increment/decrement mode)
" (counter increment/decrement mode)
Write "0" by program
if setting to "0"
Write "0" by program
if setting to "0"
22. Intelligent I/O (Base Timer)