DF2211NP24V Renesas Technology / Hitachi Semiconductor, DF2211NP24V Datasheet - Page 410

no-image

DF2211NP24V

Manufacturer Part Number
DF2211NP24V
Description
H8S/2200 Series, 2212 Group, USB, RTC, HSS TNP-64B; Vcc= 2.7 to 3.6 volts, Temp= -20 to 75 C; Package: PVQN0064LB-A
Manufacturer
Renesas Technology / Hitachi Semiconductor
Datasheet
11.3.7
RTCCSR selects clock source. This register is initialized to H'08 by a STBY input or RES input. A
free running counter controls start/stop of counter operation by the RUN bit in RTCCR1. When a
clock other than 32.768 MHz is selected, the RTC is disabled and operates as an 8-bit free running
counter. An interrupt can be generated by setting 1 to the FOIE bit in RTCCR2 and enabling an
overflow interrupt of the free running counter. A clock in which the system clock is divided by 32,
16, 8, or 4 is output in high-speed mode, medium-speed mode, sleep mode, subactive mode, or
subsleep mode.
Bit
7
6
5
4
3
2
1
0
Rev.7.00 Dec. 24, 2008 Page 356 of 698
REJ09B0074-0700
Bit Name
RCS6
RCS5
RCS3
RCS2
RCS1
RCS0
Clock Source Select Register (RTCCSR)
Initial Value R/W
0
0
0
0
1
0
0
0
R/W
R/W
R/W
R/W
R/W
R/W
Description
Reserved
This bit is always read as 0.
Clock Output Selection
Selects a clock output from the TMOW pin when the
TMOWE bit in UCTLR is set to 1.
00: φ/4
01: φ/8
10: φ/16
11: φ/32
Reserved
This bit is always read as 0.
Clock Source Selection
0000: φ/8⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅ Free running counter operation
0001: φ/32⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅ Free running counter operation
0010: φ/128⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅ Free running counter operation
0011: φ/256⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅ Free running counter operation
0100: φ/512⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅ Free running counter operation
0101: φ/2048⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅ Free running counter operation
0110: φ/4096⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅ Free running counter operation
0111: φ/8192⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅⋅ Free running counter operation
1000: 32.768 kHz⋅⋅⋅⋅⋅RTC operation

Related parts for DF2211NP24V