DF2211NP24V Renesas Technology / Hitachi Semiconductor, DF2211NP24V Datasheet - Page 425

no-image

DF2211NP24V

Manufacturer Part Number
DF2211NP24V
Description
H8S/2200 Series, 2212 Group, USB, RTC, HSS TNP-64B; Vcc= 2.7 to 3.6 volts, Temp= -20 to 75 C; Package: PVQN0064LB-A
Manufacturer
Renesas Technology / Hitachi Semiconductor
Datasheet
• Smart Card Interface Mode (When SMIF in SCMR is 1)
Bit
7
6
Bit Name Initial Value
GM
BLK
0
0
R/W
R/W
R/W
Description
GSM Mode
Setting this bit to 1 allows GSM mode operation. In GSM
mode, the TEND set timing is put forward to 11.0 etu
from the start and the clock output control function is
appended. For details, see section 12.7.9, Clock Output
Control.
0: Normal smart card interface mode operation
(1) The TEND flag is generated 12.5 etu (11.5 etu in the
(2) Clock output on/off control only.
1: GSM mode operation in smart card interface mode
(1) The TEND flag is generated 11.0 etu after the
(2) In addition to clock output on/off control, high/how
Setting this bit to 1 allows block transfer mode operation.
For details, see section 12.7.4, Block Transfer Mode.
0: Normal smart card interface mode operation
(1) Error signal transmission, detection, and automatic
(2) The TXI interrupt is generated by the TEND flag.
(3) The TEND flag is set 12.5 etu (11.0 etu in the GSM
1: Operation in block transfer mode
(1) Error signal transmission, detection, and automatic
(2) The TXI interrupt is generated by the TDRE flag.
(3) The TEND flag is set 11.5 etu (11.0 etu in the GSM
(initial value)
(initial value)
block transfer mode) after the beginning of the start
bit.
beginning of the start bit.
fixed control is supported (set using SCR).
data retransmission are performed.
mode) after transmission starts.
data retransmission are not performed.
mode) after transmission starts.
Rev.7.00 Dec. 24, 2008 Page 371 of 698
REJ09B0074-0700

Related parts for DF2211NP24V