DF2211NP24V Renesas Technology / Hitachi Semiconductor, DF2211NP24V Datasheet - Page 676

no-image

DF2211NP24V

Manufacturer Part Number
DF2211NP24V
Description
H8S/2200 Series, 2212 Group, USB, RTC, HSS TNP-64B; Vcc= 2.7 to 3.6 volts, Temp= -20 to 75 C; Package: PVQN0064LB-A
Manufacturer
Renesas Technology / Hitachi Semiconductor
Datasheet
20.5.3
Figure 20.5 shows an example of hardware standby mode timing.
When the STBY pin is driven low after the RES pin has been driven low, a transition is made to
hardware standby mode. Hardware standby mode is cleared by driving the STBY pin high, waiting
for the oscillation stabilization time, then changing the RES pin from low to high.
20.5.4
Timing of Transition to Hardware Standby Mode:
1. To retain RAM contents with the RAME bit set to 1 in SYSCR
2. To retain RAM contents with the RAME bit cleared to 0 in SYSCR, or when RAM contents do
Rev.7.00 Dec. 24, 2008 Page 622 of 698
REJ09B0074-0700
Drive the RES signal low at least 10 states before the STBY signal goes low, as shown in
figure 20.6. After STBY has gone low, RES has to wait for at least 0 ns before becoming high.
not need to be retained
RES does not have to be driven low as in the above case.
Oscillator
RES
STBY
Hardware Standby Mode Timing
Hardware Standby Mode Timings
STBY
RES
Figure 20.6 Timing of Transition to Hardware Standby Mode
Figure 20.5 Hardware Standby Mode Timing (Example)
t
1
≥ 10 t
cyc
t
2
≥ 0 ns
Oscillation
stabilization
time t
OSC1
Reset exception
handling

Related parts for DF2211NP24V