H8S-2350 RENESAS [Renesas Technology Corp], H8S-2350 Datasheet - Page 269

no-image

H8S-2350

Manufacturer Part Number
H8S-2350
Description
16-Bit Single-Chip Microcomputer
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet
(5) Normal mode
Auto-request: By means of register settings only, the DMAC is activated, and transfer continues
until the specified number of transfers have been completed. An interrupt request can be sent to
the CPU or DTC when transfer is completed. Both addresses are specified as 24 bits.
External request: In response to a single transfer request, the specified number of transfers are
carried out, one byte or one word at a time. An interrupt request can be sent to the CPU or DTC
when the specified number of transfers have been completed. Both addresses are specified as 24
bits.
(6) Block transfer mode
In response to a single transfer request, a block transfer of the specified block size is carried out.
This is repeated the specified number of times, once each time there is a transfer request. At the
end of each single block transfer, one address is restored to its original setting. An interrupt
request can be sent to the CPU or DTC when the specified number of block transfers have been
completed. Both addresses are specified as 24 bits.
Cycle steal mode: The bus is released to another bus master every byte or word transfer.
Burst mode: The bus is held and transfer continued until the specified number of transfers have
been completed.
Rev. 3.00 Sep 15, 2006 page 235 of 988
Section 7 DMA Controller (DMAC)
REJ09B0330-0300

Related parts for H8S-2350