H8S-2350 RENESAS [Renesas Technology Corp], H8S-2350 Datasheet - Page 623

no-image

H8S-2350

Manufacturer Part Number
H8S-2350
Description
16-Bit Single-Chip Microcomputer
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet
Clear DR to 0 and set DDR to 1
Write transmit data to TDR and
Figure 13.10 Sample Multiprocessor Serial Transmission Flowchart
Read TDRE flag in SSR
Read TEND flag in SSR
Clear TE bit in SCR to 0
set MPBT bit in SSR
Clear TDRE flag to 0
All data transmitted?
Start transmission
Break output?
Initialization
TDRE = 1
TEND = 1
<End>
Yes
Yes
Yes
Yes
No
No
No
No
Section 13 Serial Communication Interface (SCI)
[1]
[2]
[3]
[4]
[1]
[2]
[3]
[4]
Rev. 3.00 Sep 15, 2006 page 589 of 988
SCI initialization:
The TxD pin is automatically
designated as the transmit data
output pin.
After the TE bit is set to 1,
a frame of 1s is output, and
transmission is enabled.
SCI status check and transmit
data write:
Read SSR and check that the
TDRE flag is set to 1, then write
transmit data to TDR. Set the
MPBT bit in SSR to 0 or 1.
Finally, clear the TDRE flag to 0.
Serial transmission continuation
procedure:
To continue serial transmission,
be sure to read 1 from the TDRE
flag to confirm that writing is
possible, then write data to TDR,
and then clear the TDRE flag to
0. Checking and clearing of the
TDRE flag is automatic when the
DMAC or DTC is activated by a
transmit data empty interrupt
(TXI) request, and data is written
to TDR.
Break output at the end of serial
transmission:
To output a break in serial
transmission, set the port DDR to
1, clear DR to 0, then clear the
TE bit in SCR to 0.
REJ09B0330-0300

Related parts for H8S-2350