EP4SGX360FH29C3N Altera, EP4SGX360FH29C3N Datasheet - Page 127

EP4SGX360FH29C3N

Manufacturer Part Number

EP4SGX360FH29C3N

Description

IC STRATIX IV FPGA 360K 780HBGA

Manufacturer

Altera

Series

Stratix® IV GXr

Datasheets

1.EP4SGX110DF29C3N.pdf (80 pages)

2.EP4SGX110DF29C3N.pdf (1154 pages)

3.EP4SGX110DF29C3N.pdf (432 pages)

4.EP4SGX110DF29C3N.pdf (22 pages)

5.EP4SGX110DF29C3N.pdf (30 pages)

6.EP4SGX110DF29C3N.pdf (72 pages)

Specifications of EP4SGX360FH29C3N

Number Of Logic Elements/cells

353600

Number Of Labs/clbs

14144

Total Ram Bits

22564

Number Of I /o

289

Voltage - Supply

0.87 V ~ 0.93 V

Mounting Type

Surface Mount

Operating Temperature

0°C ~ 85°C

Package / Case

780-HBGA

Lead Free Status / RoHS Status

Lead free / RoHS Compliant

Number Of Gates

Available stocks

Company

Part Number

Manufacturer

Quantity

Price

Company:

Bonase Electronics (HK) Co., Limited

Part Number:

EP4SGX360FH29C3N

Manufacturer:

Bussmann

Quantity:

40 000

Company:

Bonase Electronics (HK) Co., Limited

Part Number:

EP4SGX360FH29C3N

Manufacturer:

ALTERA21

Quantity:

Company:

BOSTOCK HK LIMITED

Part Number:

EP4SGX360FH29C3N

Manufacturer:

Altera

Quantity:

10 000

Company:

BOSTOCK HK LIMITED

Part Number:

EP4SGX360FH29C3N

Manufacturer:

ALTERA

Current page: 127 of 1154
Download datasheet (32Mb)

Chapter 5: Clock Networks and PLLs in Stratix IV Devices

Clock Networks in Stratix IV Devices

Table 5–2. Clock Input Pin Connectivity to the GCLK Networks

Table 5–3. Clock Input Pin Connectivity to the RCLK Networks (Part 1 of 2)

February 2011 Altera Corporation

GCLK0

GCLK1

GCLK2

GCLK3

GCLK4

GCLK5

GCLK6

GCLK7

GCLK8

GCLK9

GCLK10

GCLK11

GCLK12

GCLK13

GCLK14

GCLK15

RCLK [0, 4, 6, 10]

RCLK [1, 5, 7, 11]

RCLK [2, 8]

RCLK [3, 9]

RCLK [13, 17, 21, 23,

27, 31]

RCLK [12, 16, 20, 22,

26, 30]

RCLK [15, 19, 25, 29]

RCLK [14, 18, 24, 28]

RCLK [35, 41]

Clock Resources

Clock Resource

PLL Clock Outputs

Stratix IV PLLs can drive both GCLK and RCLK networks, as described in

on page 5–13

Table 5–2

Table 5–3

Stratix IV devices. A given clock input pin can drive two adjacent RCLK networks to

create a dual-regional clock network.

—

lists the connection between the dedicated clock input pins and GCLKs.

lists the connectivity between the dedicated clock input pins and RCLKs in

—

and

—

v —

Table 5–6 on page

—

v —

—

CLK (p/n Pins)

5–13.

—

CLK (p/n Pins)

—

Stratix IV Device Handbook Volume 1

—

Table 5–5

—

5–11

—

EP4SGX360FH29C3N Altera, EP4SGX360FH29C3N Datasheet - Page 127

EP4SGX360FH29C3N

Specifications of EP4SGX360FH29C3N

Available stocks

Related parts for EP4SGX360FH29C3N