EP4SGX360FH29C3N Altera, EP4SGX360FH29C3N Datasheet - Page 632

no-image

EP4SGX360FH29C3N

Manufacturer Part Number
EP4SGX360FH29C3N
Description
IC STRATIX IV FPGA 360K 780HBGA
Manufacturer
Altera
Series
Stratix® IV GXr

Specifications of EP4SGX360FH29C3N

Number Of Logic Elements/cells
353600
Number Of Labs/clbs
14144
Total Ram Bits
22564
Number Of I /o
289
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-HBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SGX360FH29C3N
Manufacturer:
Bussmann
Quantity:
40 000
Part Number:
EP4SGX360FH29C3N
Manufacturer:
ALTERA21
Quantity:
53
Part Number:
EP4SGX360FH29C3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SGX360FH29C3N
Manufacturer:
ALTERA
0
1–188
Figure 1–154. Stratix IV GX and GT Transceiver Configured in Basic (PMA Direct) Mode
Note to
(1) The grayed out blocks shown in
Stratix IV Device Handbook Volume 2: Transceivers
as transceiver channels in PMA direct mode only.
Fabric
FPGA
Figure
1–154:
1
Figure 1–154
(PMA Direct) functional mode. The grayed out blocks indicate areas that are not
active in this mode.
The grayed out blocks shown in
Therefore, the CMU channels can be configured to operate as transceiver channels in
PMA Direct mode only.
In Basic (PMA Direct) Mode, you can configure the transceiver channel in two main
configurations:
You can configure the transceiver in Basic (PMA Direct) ×1/ ×N mode by setting the
appropriate sub-protocol in the Which sub protocol will you be using? field. You can
select single-width or double-width by selecting Single/Double in the What is the
deserializer block width? field in the ALTGX MegaWizard Plug-In Manager.
In single-width mode, the PMA-PLD interface is 8 bit/10 bit wide; whereas in
double-width mode, the PMA-PLD interface is 16 bit/20 bit wide.
Basic (PMA Direct) ×1 configuration
Basic (PMA Direct) ×N configuration
Figure 1–154
Compensation
shows the Stratix IV GX and GT transceiver configured in Basic
wrclk
TX Phase
FIFO
are not available in the CMU channels. Therefore, the CMU channels can be configured to operate
rdclk
wrclk
Byte Serializer
Receiver Channel PCS
Transmitter Channel PCS
Figure 1–154
rdclk
Chapter 1: Transceiver Architecture in Stratix IV Devices
are not available in the CMU channels.
8B/10B Encoder
February 2011 Altera Corporation
Transceiver Block Architecture
Transmitter Channel
Receiver Channel
PMA
PMA

Related parts for EP4SGX360FH29C3N