EP4SGX360FH29C3N Altera, EP4SGX360FH29C3N Datasheet - Page 712
EP4SGX360FH29C3N
Manufacturer Part Number
EP4SGX360FH29C3N
Description
IC STRATIX IV FPGA 360K 780HBGA
Manufacturer
Altera
Series
Stratix® IV GXr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(30 pages)
6.EP4SGX110DF29C3N.pdf
(72 pages)
Specifications of EP4SGX360FH29C3N
Number Of Logic Elements/cells
353600
Number Of Labs/clbs
14144
Total Ram Bits
22564
Number Of I /o
289
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-HBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4SGX360FH29C3N
Manufacturer:
Bussmann
Quantity:
40 000
Company:
Part Number:
EP4SGX360FH29C3N
Manufacturer:
ALTERA21
Quantity:
53
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SGX110DF29C3N PDF datasheet #6
- Current page: 712 of 1154
- Download datasheet (32Mb)
2–40
Figure 2–23. Receiver Datapath Clocking in Non-Bonded Configurations Without Rate Matcher
Note to
(1) The red lines represent the FPGA fabric-Transceiver interface clock, the green lines represent the parallel recovered clock, and the blue lines
Stratix IV Device Handbook Volume 2: Transceivers
represent the serial recovered clock.
rx_coreclk[2]
rx_coreclk[3]
rx_coreclk[0]
rx_coreclk[1]
Figure
FPGA
Fabric
2–23:
FPGA Fabric-Transceiver
FPGA Fabric-Transceiver
FPGA Fabric-Transceiver
FPGA Fabric-Transceiver
Interface Clock
Interface Clock
Interface Clock
Interface Clock
Figure 2–23
without rate matcher.
In non-bonded configurations without rate matcher, the CDR in each receiver channel
recovers the serial clock from the received data. The serial recovered clock is divided
within the receiver PMA to generate the parallel recovered clock. The deserializer
uses the serial recovered clock in the receiver PMA. The parallel recovered clock and
deserialized data is forwarded to the receiver PCS. The parallel recovered clock in
each channel clocks the word aligner and 8B/10B decoder (if enabled).
hard IP
hard IP
hard IP
hard IP
PCIe
PCIe
PCIe
PCIe
Interface
rx_clkout[2]
Interface
Interface
Interface
rx_clkout[1]
rx_clkout[3]
rx_clkout[0]
PIPE
PIPE
PIPE
PIPE
shows receiver datapath clocking in non-bonded channel configurations
Compensation
Compensation
Compensation
Compensation
RX Phase
RX Phase
RX Phase
RX Phase
FIFO
FIFO
FIFO
FIFO
Ordering
Ordering
Ordering
Ordering
Byte
Byte
Byte
Byte
De-Serializer
De-Serializer
De-Serializer
De-Serializer
Byte
Byte
Byte
Byte
/2
/2
/2
/2
Ch0 Parallel Recovered Clock
Ch1 Parallel Recovered Clock
Ch3 Parallel Recovered Clock
Ch2 Parallel Recovered Clock
Receiver Channel PCS
Receiver Channel PCS
Receiver Channel PCS
Receiver Channel PCS
Decoder
8B/10B
Decoder
Decoder
Decoder
8B/10B
8B/10B
8B/10B
Chapter 2: Transceiver Clocking in Stratix IV Devices
Aligner
Aligner
Aligner
Aligner
Word
Word
Word
Word
Channel 0
Channel 3
Channel 1
Channel 2
Transceiver Channel Datapath Clocking
Serializer
Receiver Channel PMA
Receiver Channel PMA
Serializer
Serializer
Receiver Channel PMA
Serializer
Receiver Channel PMA
De-
De-
De-
De-
February 2011 Altera Corporation
(Note 1)
CDR
CDR
CDR
CDR
Serial Recovered Clock
Serial Recovered Clock
Serial Recovered Clock
Serial Recovered Clock
Input Reference Clock
Input Reference Clock
Input Reference Clock
Input Reference Clock
Related parts for EP4SGX360FH29C3N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: