EP4SGX360FH29C3N Altera, EP4SGX360FH29C3N Datasheet - Page 297

• Manufacturer Part Number: EP4SGX360FH29C3N
• Description: IC STRATIX IV FPGA 360K 780HBGA
• Manufacturer: Altera
• Series: Stratix® IV GXr

Specifications of EP4SGX360FH29C3N

• Number Of Logic Elements/cells: 353600
• Number Of Labs/clbs: 14144
• Total Ram Bits: 22564
• Number Of I /o: 289
• Voltage - Supply: 0.87 V ~ 0.93 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 780-HBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -

Chapter 8: High-Speed Differential I/O Interfaces and DPA in Stratix IV Devices
Differential Receiver
February 2011 Altera Corporation
Receiver Hardware Blocks
The differential receiver has the following hardware blocks:
■
■
■
■
DPA Block
The DPA block takes in high-speed serial data from the differential input buffer and
selects one of the eight phases generated by the left and right PLL to sample the data.
The DPA chooses a phase closest to the phase of the serial data. The maximum phase
offset between the received data and the selected phase is 1/8 UI, which is the
maximum quantization error of the DPA. The eight phases of the clock are equally
divided, offering a 45
Figure 8–14
incoming serial data.
Figure 8–14. DPA Clock Phase to Serial Data Timing Relationship
Note to
(1) T
The DPA block continuously monitors the phase of the incoming serial data and
selects a new clock phase if needed. You can prevent the DPA from selecting a new
clock phase by asserting the optional RX_DPLL_HOLD port, which is available for each
channel.
“DPA Block” on page 8–19
“Synchronizer” on page 8–20
“Data Realignment Block (Bit Slip)” on page 8–20
“Deserializer” on page 8–22
VCO
Figure
is defined as the PLL serial clock period.
rx_in
8–14:
135˚
180˚
225˚
270˚
315˚
shows the possible phase relationships between the DPA clocks and the
45˚
90˚
0˚
0.125T
°
D0
resolution.
vco
D1
T
D2
vco
D3
D4
Stratix IV Device Handbook Volume 1
(Note 1)
Dn
8–19