EP4SGX360FH29C3N Altera, EP4SGX360FH29C3N Datasheet - Page 454

• Manufacturer Part Number: EP4SGX360FH29C3N
• Description: IC STRATIX IV FPGA 360K 780HBGA
• Manufacturer: Altera
• Series: Stratix® IV GXr

Specifications of EP4SGX360FH29C3N

• Number Of Logic Elements/cells: 353600
• Number Of Labs/clbs: 14144
• Total Ram Bits: 22564
• Number Of I /o: 289
• Voltage - Supply: 0.87 V ~ 0.93 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 780-HBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -

1–10
Stratix IV Device Handbook Volume 2: Transceivers
Figure 1–5
the EP4S40G2F40 Stratix IV GT devices.
Figure 1–5. Transceiver Channel, PLL, and PCIe Hard IP Block Locations in EP4S40G2F40
Stratix IV GT Devices
Notes to
(1) EP4S40G2F40ES1 devices do not have 10G auxiliary transmit (ATX) PLL blocks. Use the CMU PLL to generate
(2) If you are using the PCIe hard IP block, the EP4S40G2F40 device is not able to migrate to the EP4S40G5H40 device.
transceiver clocks for channels configured at 11.3 Gbps.
EP4S40G2F40
Figure
Transceiver Block GXBL2
Transceiver Block GXBL1
Transceiver Block GXBL0
shows the transceiver channel, PLL, and PCIe hard IP block locations for
10G Channel 3
10G Channel 2
10G Channel 1
10G Channel 0
CMU Channel 1
CMU Channel 0
10G Channel 3
10G Channel 2
CMU Channel 1
CMU Channel 0
8G Channel 1
8G Channel 0
ATX PLL (10G)
CMU Channel 1
CMU Channel 0
8G Channel 1
8G Channel 0
ATX PLL (6G)
8G Channel 3
8G Channel 2
1–5:
(Note
1),
(2)
Chapter 1: Transceiver Architecture in Stratix IV Devices
February 2011 Altera Corporation
Transceiver Block GXBR2
Transceiver Block GXBR1
Transceiver Block GXBR0
10G Channel 3
10G Channel 2
Transceiver Channel Locations
10G Channel 1
10G Channel 0
10G Channel 3
10G Channel 2
CMU Channel 1
CMU Channel 0
CMU Channel 1
CMU Channel 0
8G Channel 1
8G Channel 0
CMU Channel 1
CMU Channel 0
ATX PLL (10G)
8G Channel 1
8G Channel 0
8G Channel 3
8G Channel 2
ATX PLL (6G)