EP4SGX360FH29C3N Altera, EP4SGX360FH29C3N Datasheet - Page 886

no-image

EP4SGX360FH29C3N

Manufacturer Part Number
EP4SGX360FH29C3N
Description
IC STRATIX IV FPGA 360K 780HBGA
Manufacturer
Altera
Series
Stratix® IV GXr

Specifications of EP4SGX360FH29C3N

Number Of Logic Elements/cells
353600
Number Of Labs/clbs
14144
Total Ram Bits
22564
Number Of I /o
289
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-HBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SGX360FH29C3N
Manufacturer:
Bussmann
Quantity:
40 000
Part Number:
EP4SGX360FH29C3N
Manufacturer:
ALTERA21
Quantity:
53
Part Number:
EP4SGX360FH29C3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SGX360FH29C3N
Manufacturer:
ALTERA
0
5–40
Table 5–10. rx_dataoutfull[63:0] FPGA Fabric-Transceiver Channel Interface Signal Descriptions (Part 1 of 6)
Stratix IV Device Handbook Volume 2: Transceivers
8-bit FPGA fabric-transceiver
Channel Interface
10-bit FPGA fabric-transceiver
Channel Interface
Channel Interface Description
FPGA Fabric-Transceiver
Table 5–10
signals.
lists the tx_dataoutfull[63:0] FPGA fabric-transceiver channel interface
The following signals are used in 8-bit 8B/10B modes:
rx_dataoutfull[7:0]: 8-bit decoded data (rx_dataout)
rx_dataoutfull[8]: Control bit (rx_ctrldetect)
rx_dataoutfull[9]: Code violation status signal (rx_errdetect)
rx_dataoutfull[10]: rx_syncstatus
rx_dataoutfull[11]: Disparity error status signal (rx_disperr)
rx_dataoutfull[12]: Pattern detect status signal (rx_patterndetect)
rx_dataoutfull[13]: Rate Match FIFO deletion status indicator
(rx_rmfifodatadeleted) in non-PCIe/PCIe modes.
rx_dataoutfull[14]: Rate Match FIFO insertion status indicator
(rx_rmfifodatainserted) in non-PCIe/PCIe modes.
rx_dataoutfull[14:13]: non-PCIe/PCIe mode (rx_pipestatus)
rx_dataoutfull[15]: 8B/10B running disparity indicator (rx_runningdisp)
The following signals are used in 8-bit SONET/SDH mode:
rx_dataoutfull[7:0]: 8-bit un-encoded data (rx_dataout)
rx_dataoutfull[8]: rx_a1a2sizeout
rx_dataoutfull[10]: rx_syncstatus
rx_dataoutfull[11]: Reserved
rx_dataoutfull[12]: rx_patterndetect
rx_dataoutfull[9:0]: 10-bit un-encoded data (rx_dataout)
rx_dataoutfull[10]: rx_syncstatus
rx_dataoutfull[11]: 8B/10B disparity error indicator (rx_disperr)
rx_dataoutfull[12]: rx_patterndetect
rx_dataoutfull[13]: Rate Match FIFO deletion status indicator
(rx_rmfifodatadeleted) in non-PCIe/PCIe modes
rx_dataoutfull[14]: Rate Match FIFO insertion status indicator
(rx_rmfifodatainserted) in non-PCIe/PCIe modes
rx_dataoutfull[15]: 8B/10B running disparity indicator (rx_runningdisp)
Receive Signal Description (Based on Stratix IV GX Supported FPGA
Fabric-Transceiver Channel Interface Widths)
Chapter 5: Dynamic Reconfiguration in Stratix IV Devices
Dynamic Reconfiguration Modes Implementation
February 2011 Altera Corporation

Related parts for EP4SGX360FH29C3N