EP4SGX360FH29C3N Altera, EP4SGX360FH29C3N Datasheet - Page 691

no-image

EP4SGX360FH29C3N

Manufacturer Part Number
EP4SGX360FH29C3N
Description
IC STRATIX IV FPGA 360K 780HBGA
Manufacturer
Altera
Series
Stratix® IV GXr

Specifications of EP4SGX360FH29C3N

Number Of Logic Elements/cells
353600
Number Of Labs/clbs
14144
Total Ram Bits
22564
Number Of I /o
289
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-HBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SGX360FH29C3N
Manufacturer:
Bussmann
Quantity:
40 000
Part Number:
EP4SGX360FH29C3N
Manufacturer:
ALTERA21
Quantity:
53
Part Number:
EP4SGX360FH29C3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SGX360FH29C3N
Manufacturer:
ALTERA
0
Chapter 2: Transceiver Clocking in Stratix IV Devices
FPGA Fabric PLLs-Transceiver PLLs Cascading
Figure 2–12. Input Reference Clocking Using Left and Right, Left, or Right PLL in VCO Bypass Mode
Notes to
(1) For more information, refer to
(2) For more information, refer to
(3) The green line represents the PLL cascade clock line and the blue lines represent 6G ATX PLL R1.
February 2011 Altera Corporation
Figure
2–12:
For more information about configuring left or right PLLs in VCO bypass mode, refer
to
Bypass Mode” on page
“Configuration Example 4: Configuring Left and Right, Left, or Right PLL in VCO
“Transceiver Channel Datapath Clocking” on page
AN 580: Achieving Timing Closure in Basic (PMA Direct) Functional
Generation Logic)
Generation Logic)
(Transmitter Data
(Transmitter Data
FPGA Fabric
FPGA Fabric
FPGA CLK Pin
Dedicated
meet interface timing)
(VCO Bypass Mode)
(Phase Shift 45º to
PLL_R1
PLL_R2
(2)
2–79.
PLL Cascade
Clock Line
Reference
tx_clkout
Clock
Transceiver Block GXBR 3
Transceiver Block GXBR 2
Transceiver Block GXBR0
Transceiver Block GXBR1
ATX PLL Block R1 (6G)
ATX PLL Block R1 (6G)
CMU0 Channel
CMU1 Channel
CMU0 Channel
CMU1 Channel
CMU0 Channel
CMU1 Channel
CMU0 Channel
CMU1 Channel
Channel 3
Channel 2
Channel 1
Channel 0
Channel 3
Channel 2
Channel 1
Channel 0
Channel 3
Channel 2
Channel 1
Channel 0
Channel 3
Channel 2
Channel 1
Channel 0
2–20.
Stratix IV Device Handbook Volume 2: Transceivers
xN_Bottom (1)
Mode.
xN_Top (1)
(Note 3)
2–19

Related parts for EP4SGX360FH29C3N