EP4SGX360FH29C3N Altera, EP4SGX360FH29C3N Datasheet - Page 585
EP4SGX360FH29C3N
Manufacturer Part Number
EP4SGX360FH29C3N
Description
IC STRATIX IV FPGA 360K 780HBGA
Manufacturer
Altera
Series
Stratix® IV GXr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(30 pages)
6.EP4SGX110DF29C3N.pdf
(72 pages)
Specifications of EP4SGX360FH29C3N
Number Of Logic Elements/cells
353600
Number Of Labs/clbs
14144
Total Ram Bits
22564
Number Of I /o
289
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-HBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4SGX360FH29C3N
Manufacturer:
Bussmann
Quantity:
40 000
Company:
Part Number:
EP4SGX360FH29C3N
Manufacturer:
ALTERA21
Quantity:
53
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SGX110DF29C3N PDF datasheet #6
- Current page: 585 of 1154
- Download datasheet (32Mb)
Chapter 1: Transceiver Architecture in Stratix IV Devices
Transceiver Block Architecture
February 2011 Altera Corporation
During link training, the upstream and downstream PCIe ports negotiate the speed
(2.5 Gbps or 5 Gbps) at which the link operates. Because the upstream and
downstream PCIe ports do not know the speed capabilities of their link partner, the
PCIe protocol requires each port to start with a Gen1 (2.5 Gbps) signaling rate. One of
the ports capable of supporting the Gen2 (5 Gbps) signaling rate might initiate a
speed change request by entering the Recovery state of the LTSSM. In the Recovery
state, each port advertises its speed capabilities by transmitting training sequences as
specified in the PCIe Base Specification 2.0. If both ports are capable of operating at
the Gen2 (5 Gbps) signaling rate, the PHY-MAC layer instructs the physical layer
device to operate at the Gen2 (5 Gbps) signaling rate.
To support speed negotiation during link training, the PCIe specification requires a
PCIe-compliant physical layer device to provide an input signal (Rate) to the
PHY-MAC layer. When this input signal is driven low, the physical layer device must
operate at the Gen1 (2.5 Gbps) signaling rate; when driven high, this input signal
must operate at the Gen2 (5 Gbps) signaling rate. The PCIe specification allows the
PHY-MAC layer to initiate a signaling rateswitch only in power states P0 and P1 with
the transmitter buffer in the Electrical Idle state. The PCIe specification allows the
physical layer device to implement the signaling rateswitch using either of the
following approaches:
■
■
When configured in PCIe functional mode at Gen2 (5 Gbps) data rate, the ALTGX
MegaWizard Plug-In Manager provides the input signal rateswitch. The rateswitch
signal is functionally equivalent to the Rate signal specified in the PCIe specification.
The PHY-MAC layer can use the rateswitch signal to instruct the Stratix IV GX and
GT device to operate at either Gen1 (2.5 Gbps) or Gen2 (5 Gbps) data rate, depending
on the negotiated speed between the upstream and downstream ports. A low-to-high
transition on the rateswitch signal initiates a data rateswitch from Gen1 (2.5 Gbps) to
Gen2 (5 Gbps). A high-to-low transition on the rateswitch signal initiates a data
rateswitch from Gen2 (5 Gbps) to Gen1 (2.5 Gbps). The signaling rateswitch between
Gen1 (2.5 Gbps) and Gen2 (5 Gbps) is achieved by changing the transceiver datapath
clock frequency between 250 MHz and 500 MHz, while maintaining a constant
transceiver interface width of 16-bit.
The dedicated PCIe rateswitch circuitry performs the dynamic switch between the
Gen1 (2.5 Gbps) and Gen2 (5 Gbps) signaling rate. The PCIe rateswitch circuitry
consists of:
■
■
Change the transceiver datapath clock frequency, keeping the transceiver interface
width constant
Change the transceiver interface width between 8 bit and 16 bit, keeping the
transceiver clock frequency constant
PCIe rateswitch controller
PCIe clock switch circuitry
Dynamic Switch Between Gen1 (2.5 Gbps) and Gen2 (5 Gbps) Signaling Rate
Stratix IV Device Handbook Volume 2: Transceivers
1–141
Related parts for EP4SGX360FH29C3N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: